

Sel 810A

School

A weeks

1972



INTER - OFFICE CORRESPONDENCE

DATE January 21, 1971
 SUBJECT Computer Course & School

TO Mr. R. L. Jepsen
 Mr. R. D. Pilcher
 Mr. R. D. Kelly
 Mr. G. R. Frimann
 Mr. R. E. Praeuner
 Mr. T. C. Losh
 Mr. L. G. Gillis

FROM Mr. V. K. Patrick
 Mr. M. J. Findling

You are scheduled for a four week SEL 810A Computer Maintenance School beginning April 26th, 1971 at Station No. 106, Beatrice, Nebraska. This School assumes that you already have a basic understanding of Computer operation, Computer programming, and logic circuits as covered in the Computer Course lessons which you have received and the attached 8 Lesson book on binary logic. You should complete Computer Course Lessons and the attached binary book prior to the School. With an understanding of these Lessons the Computer School will not be difficult; without this information the School will be extremely difficult. If you have any problems or require assistance understanding these Lessons or parts of these Lessons, please let me know. The Lessons contain a considerable amount of information, much of which is not the easiest to understand, so don't be afraid to ask for help.

The attached Binary Logic Book, Chapter 3, goes into Boolean Algebra in considerable detail. It is not necessary to be able to design circuits via Boolean Algebra but you should understand basic Boolean terminology and operations. The attached write-up on Boolean Algebra will assist you in understanding the subject and in completing the Binary Logic Book Lessons.

Copies of Computer Course Lessons 1 through 4 are also attached to Mr. G. R. Frimann and Mr. L. G. Gillis's copy of this Memo since they were not included in the original distribution of the Computer Course.

MJF/gr

cc: Mr. C. E. Upson

Attach:

TABLE OF CONTENTS		PAGE
SECTION I	COURSE SCHEDULE	1-1
SECTION II	PHYSICAL LAYOUT AND PACKAGING	2-1
SECTION III	PROGRAMMING AIDS	
	MEMORY MAP	3-1
	INSTRUCTION SET	3-2
SECTION IV	INSTRUCTION SET EXAMPLES	
	AMA	4-1
	AMB, SMA	4-2
	MPY	4-3
	DIV	4-4
	RNA	4-5
	LAA, LCS	4-6
	BRU	4-7
	SPB	4-8
	IMS, CMA	4-9
	SNS, SAS, SOF	4-10
	SNO, LOB	4-11
	ABA	4-12
	OBA, NEG	4-13
	CNS	4-14
	IAB, CSB	4-15

TABLE OF CONTENTS

	PAGE
TOI, PIE	4-16
SECTION <u>V</u> LOADERS AND DIAGNOSTIC PROGRAMS	
PROCEDURE FOR LOADING STANDARD BOOTSTRAP PACKAGE	5-1
BINARY BOOTSTRAP FLOWCHART	5-3
ABSOLUTE LOADER FLOWCHART	5-4
STANDARD LOAD/DUMP PROGRAM	5-7
MAINFRAME EXERCISER	5-61
SECTION <u>VI</u> CONTROL FUNCTIONS	
INSTRUCTION FETCH	6-1
ADDRESS MODIFICATION	6-2
LAA EXECUTION	6-4
SECTION <u>VII</u> ARITHMETIC UNIT	
FAST ADDERS	7-1
MPY BLOCK DIAG.	7-3
DIV BLOCK DIAG.	7-4
SECTION <u>VIII</u> MEMORY TIMING	8-1

TABLE OF CONTENTS

	PAGE
SECTION IX INTERRUPT SYSTEM	9-1
SECTION X INPUT OUTPUT UNIT	
I/O STRUCTURE	10-1
CEU INST. EXECUTION	10-2
BTC FUNCTIONAL DIAG.	10-5
SECTION XI MISC. OPTIONS	11-1
SECTION XII PRACTICAL EXER.	
PREVENTIVE MAINT.	12-1
PROGRAM WRITING	12-2
REG. & BUS TROUBLESHOOTING	12-5
ARITH. UNIT TROUBLE	12-9
MAIN FRAME TROUBLE	12-11
MEMORY FAILURE SCOPING	12-13
I/O TROUBLESHOOTING	12-18
SECTION XIII WORKSHEETS	
WORKSHEET #1	13-1
INSTA. SET WORKSHEET #2	13-5

COURSE SCHEDULE

	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
1					
2	STUDENT AND COURSE ORIENTATION	DATA FORMATS	CONTROL PANEL FAMILIARIZATION	INTRODUCTION TO DIAGNOSTIC PROGRAMS	INTRODUCTION TO PROGRAM
3		INTRODUCTION TO 810A	INTRODUCTION TO ASSEMBLY LANGUAGE	ANALYZING DIAGNOSTIC PROGRAMS	WRITING
4		INTRODUCTION TO TURBINE CONTROL SYSTEM	INSTRUCTION SET		
5	GENERAL DESCRIPTION OF 810A	INSTRUCTION SET WORK SESSION	CONTROL PANEL LAB	RUNNING DIAGNOSTIC PROGRAMS LAB	REVIEW TEST CRITIQUE
6	BASIC BLOCK DIAGRAM		LOADER LAB		
7	MEMORY ORGANIZATION				
8					

COURSE NGP TURBINE CONTROL PREPARED BY
 WEEK 1 SYSTEM DATE

R. H. Daugherty
4/21/72

COURSE SCHEDULE

	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
1					
2	PHYSICAL LAYOUT AND CARD LOCATION OF 810A	INTRODUCTION TO SYSTEMS LOGIC	810A CONTROL UNIT	810A ARITHMETIC UNIT	SUMMARY OF INSTRUCTION
3	BUS BLOCK DIAGRAM	READING LOGIC DRAWINGS AND MAINTENANCE FLOWCHARTS	THEORY OF OPERATION	THEORY OF OPERATION	OPERATION
4					
5	TROUBLESHOOTING TECHNIQUES	TROUBLESHOOTING	TROUBLESHOOTING	TROUBLESHOOTING	REVIEW
6	FOR THE 810A	LAB	LAB	LAB	TEST
7					CRITIQUE
8					

COURSE NGP TURBINE CONTROL SYSTEM
 WEEK 2

PREPARED BY R. H. Daugherty
 DATE 4/21/72

COURSE SCHEDULE

	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
1					
2	MEMORY THEORY OF OPERATION PART 1	MEMORY THEORY OF OPERATION PART 2	MULTIPLY THEORY OF OPERATION	DIVIDE THEORY OF OPERATION	PRIORITY INTERRUPT THEORY OF OPERATION
3					
4					
5	TROUBLESHOOTING	TROUBLESHOOTING	↓	↓	REVIEW
6	LAB	LAB	↓	↓	TEST
7			↓	↓	CRITIQUE
8					

COURSE NGP TURBINE CONTROL PREPARED BY R. H. Daugherty
 WEEK 3 SYSTEM DATE 4/21/72

COURSE SCHEDULE

	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
1					
2	810A I/O UNIT THEORY OF OPERATION	ASR-33 THEORY OF OPERATION	DIGITAL INPUT/OUTPUT UNIT THEORY OF OPERATION	MULTIPLEXER THEORY OF OPERATION	POWER SUPPLIES
3				DATA COMMUNICATIONS THEORY OF OPERATION	POWER FAILSAFE AUTO START THEORY OF OPERATION
4		PAPER TAPE READER THEORY OF OPERATION			
5	TROUBLESHOOTING	TROUBLESHOOTING	TROUBLESHOOTING	TROUBLESHOOTING	REVIEW
6	LAB	LAB	LAB	LAB	TEST CRITIQUE
7					
8					

COURSE NGP TURBINE CONTROL SYSTEM PREPARED BY R. H. Daugherty
 WEEK 4 DATE 4/21/72

FRONT

<ol style="list-style-type: none">1. Control Panel2. Power Supplies	1F3
<ol style="list-style-type: none">1. BPC2. BTC/CGP's3. Memory Module # 24. Priority Interrupts5. I/O, BTC, & PI Connectors	1R2
<ol style="list-style-type: none">1. Mainframe2. Priority Interrupts (2 Modules)3. Auto Restart4. 60Hz Clock5. VBR6. Parity7. Program Protect8. BPC9. Memory Module # 1	1R1

1st Cabinet


REAR

FRONT


	2F3
	2R2
<ol style="list-style-type: none">1. Memory Module # 32. Memory Module # 43. Priority Interrupts	2R1

2nd Cabinet



REAR



FRONT VIEW



REAR VIEW



810A CARD LOCATION &
PIN NUMBERING

810 MEMORY MAP

↑	00000	01000	02000	03000	04000	05000	06000	07000	4K
	00777	01777	02777	03777	04777	05777	06777	07777	
↓	10000	11000	12000	13000	14000	15000	16000	17000	8K
	10777	11777	12777	13777	14777	15777	16777	17777	
↓	20000	21000	22000	23000	24000	25000	26000	27000	12K
	20777	21777	22777	23777	24777	25777	26777	27777	
↓	30000	31000	32000	33000	34000	35000	36000	37000	16K
	30777	31777	32777	33777	34777	35777	36777	37777	
↓	40000	41000	42000	43000	44000	45000	46000	47000	20K
	40777	41777	42777	43777	44777	45777	46777	47777	
↓	50000	51000	52000	53000	54000	55000	56000	57000	24K
	50777	51777	52777	53777	54777	55777	56777	57777	
↓	60000	61000	62000	63000	64000	65000	66000	67000	28K
	60777	61777	62777	63777	64777	65777	66777	67777	
↓	70000	71000	72000	73000	74000	75000	76000	77000	32K
	70777	71777	72777	73777	74777	75777	76777	77777	

810A/B SOFTWARE COURSE

INSTRUCTION SET - NUMERIC SEQUENCE GUIDE

00	(Augmented)	10	DIV
01	LAA	11	BRU
02	LBA	12	SPB
03	STA	13	(Augmented)
04	STB	14	IMS
05	AMA	15	CMA
06	SMA	16	AMB
07	MPY	17	(Augmented)

.....

00-00	HLT	00-17	FLA	00-36	LOB
00-01	RNA	00-20	ASC	00-37	OVS
00-02	NEG	00-21	SAS	00-40	TBP
00-03	CLA	00-22	SAZ	00-41	TPB
00-04	TBA	00-23	SAN	00-42	TBV
00-05	TAB	00-24	SAP	00-43	TVB
00-06	IAB	00-25	SOF	00-44	STX
00-07	CSB	00-26	IBS	00-45	LIX
00-10	RSA	00-27	ABA	00-46	XPX
00-11	LSA	00-30	OBA	00-47	XPB
00-12	FRA	00-31	LCS	00-50	SXB
00-13	FLL	00-32	SNO	00-51	IXS
00-14	FRL	00-33	NOP	00-52	TAX
00-15	RSL	00-34	CNS	00-53	TXA
00-16	LSL	00-35	TOI	00-54	RTX

.....

13-4	SNS	1700	AOP
130600	PIE	1702	AIP
130601	PID	17.0IM.4	MOP
13.0IM.0	CEU	17.0IM.6	MIP
13.0IM.2	TEU		

2. AME
16

ADD MEMORY TO ACCUMULATOR

SAME AS AMA EXCEPT THAT THE B ACCUMULATOR MUST BE LOADED WITH AN OPERAND PRIOR TO EXECUTION.

THE OPERAND FROM MEMORY IN THE T REG. AND THE OPERAND IN 'B' ARE INPUTS TO THE ADDER.

3. SMA
06

SUBTRACT MEMORY FROM ACCUMULATOR.


THE T REGISTER'S CONTENTMENT IS SENT TO THE ADDER. THIS CONTENTMENT ADDITION IS SUBSTITUTED FOR THE OPERANDS.

A ACCUMULATOR CONTAINS THE OPERAND IN T REG. CONTAINS THE OPERAND IN B.

4. MPY
07




MULTIPLY




5. DIV
10

DIVIDE - THE DIVIDEND IS REQUIRED
DOUBLE PRECISION. THE A AND
E ACCUMULATORS CONTAIN THE
DIVIDEND PRIOR TO EXECUTION.




6. RNA
00-01

ROUND 'A' ACCUMULATOR




7. OVS
00-37

SET OVERFLOW LATCH



USED WHEN COMING
BACK TO THE PROGRAM
FROM AN INTERRUPT.
IF OVERFLOW EXISTED AT
THE TIME OF INTERRUPT,
LATCH SETS SET UPON
RETURN.


8. LAA
01



9. LCS
00-31



LOAD CONTROL SWITCHES

CONSOLE SWITCHES (0-15)




10. SPB

STORE PLACE AND RETURN



11. IMS
14

INCREMENT MEMORY AND SKIP IF
CONTENTS = 0



12. CMA
15

COMPARE MEMORY WITH ACCUMULATOR
(3 WAY)


$A < M$ = EXECUTE NEXT INSTR.

$A = M$ = NEXT INSTR. SKIPPED

$A > M$ = NEXT INSTR. SKIPPED

13. SNS
12-04-N

SKIP IF CONTROL SWITCH IS NOT SET.



14. SAS
00-21

SKIP ON A SIGN (NEXT INST. SKIPPED)

'A' SIGN NEG. = NEXT INST. SKIPPED.
'A' SIGN POS. = NEXT INST. SKIPPED.
'A' SIGN POS. AND OVERFLOW GREATER THAN ZERO, SKIP NEXT TWO INST.

15. SOF
00-25

SKIP NO OVERFLOW = NO OVERFLOW LATCH.

IF OVERFLOW SET = NEXT INST. SKIPPED.
IF OVERFLOW RESET = NEXT INST. IS SKIPPED.

SAMPLE PROGRAM:

AMA

SOF

BRU IF OVFLOW

STA

CORRECTIVE ROUTINE

XXX

XXX

XXX


16. SNC

SAMPLE PROGRAM:

```

-> LEA (LEFT SHIFT A)
SNC (AC = AI?)
BRU NORMAL
STA (STORE NORMALIZED
WORD)

```





NORMALIZED

GET RID OF LEADING ZEROS IN POSITIVE NUMBERS.
 GET RID OF LEADING ONES IN NEGATIVE NUMBERS.

17. LOB

LOB (LEFT OVERTAKE) (2 WORD INST.)

00-36



ALLOWS FOR BRANCHING TO ANYWHERE
 IN 32K MEMORY.


18. **SXB**
00-50

SKIP IF INDEX POINTER SET TO E ACCUMULATOR.



19. **IXS**
00-N-51


INCREMENT INDEX BY N AND SKIP IF POSITIVE.



N = VALUE 0-15 IS ADDED TO THE CONTENTS OF THE INDEX REGISTER.

20. **ABA**
00-27


AND A AND B ACCUMULATORS



21. OBA

"OR" A AND B ACCUMULATORS.

00-30



22. NEG.

NEGATE THE A ACCUMULATOR

00-02

"A" BEFORE

00002

"A" AFTER

177776

{ 2's COMPLEMENT
A ACCUMULATOR

23 CNS
00-34

CONVERT NUMBER TO:

EXAMPLE #1

177777 = 2's COMPLEMENT NUMBER
CONVERTED TO:
100001 = SIGN MAGNITUDE NUMBER
SIGN UNCHANGED

EXAMPLE #2

100001 = SIGN MAGNITUDE NUMBER
CONVERTED TO:
177777 = 2's COMPLEMENT NUMBER

EXAMPLE #3

177770 = 2's COMPLEMENT NUMBER
CONVERTED TO:
100010 = SIGN MAGNITUDE NUMBER


EXAMPLE #4

100007 = SIGN MAGNITUDE NUMBER
CONVERTED TO:
177771 = 2's COMPLEMENT NUMBER

NOTE: POSITIVE SIGNED NUMBERS ARE
NOT AFFECTED.



24. IAB
00-06

INTERCHANGE A AND B ACCUMULATORS



25. CSB
00-07

COPY SIGN OF B ACCUMULATOR



SAMPLE PROGRAM (FIXED POINT
DOUBLE PRECISION
ADDITION)

AMB
CSB
AMA
XXX

IF SO=1 CARRY LATCH IS
SET.

THIS INST. WOULD FOLLOW AMB.


THEN THE CARRY WOULD BE

ADDED TO A15

NOTE: CSB INST. WILL NOT ALLOW A) INTERRUPT UNTIL THE NEXT
INST. IS EXECUTED.

26. TOI
00-35

TURN OFF INTERRUPT. HIGHEST ACTIVE INTERRUPT IS RESET WHEN NEXT WORD OF LOB IS EXECUTED.



SAMPLE INTERRUPT PROGRAM:

P.C. (COUNT REGISTER STORED BY SPB)

XXX (INTERRUPT ROUTINE)

TOI (LATCH IS LATCHED)

BRU*/LOB

27. PIE
130600

PRIORITY INTERRUPT ENABLE (2 WORD INCT.)

1,011 000 110 000 000

1ST WORD


0 GROUP # IN BINARY 12 11 10 9 8 7 6 5 4 3 2 1

2ND WORD

GROUP 0-7
LEVEL 1-12


ANY COMBINATION OF INTERRUPT LEVELS CAN BE ENABLED FOR A GROUP.

300 000 F ABS
300 001 F REL




~~PC: 17777 810B~~
00000 810A

STARTING ADDRESSES:
REL. LOADER='6007
DUMP = '7561
ABS. LOADER='7673




Note: Higher Maps can be used also. Enter relocation factor as desired in "A" Acc.


FLOWCHART OF BINARY BOOTSTRAP LOADER




ABSOLUTE LOADER FLOWCHART

Page 26 300 001 F tape








717



722



SEL PROGRAM LIBRARY

PROGRAM DESCRIPTION

Page 1 of 2

Catalog No. 303001A

IDENTIFICATION: Mainframe Exerciser (MFE)

AUTHOR: SEL

ACCEPTED: 13 January 1967

PURPOSE: A fast no-loop program designed to use each of the mainframe instructions in such a way that if a Halt occurs, the operator can tell from the program listing which instruction is malfunctioning.

SOURCE PROGRAM LANGUAGE: MNEMBLER - 810A

COMPUTER CONFIGURATION: Standard SEL 810A

STORAGE: 2000_g to 2303_g 3000_g to 3021_g - Not Relocatable

SUBROUTINES REQUIRED: 810A Mainframe Diagnostic Loading Procedure

TIMING: Approx. 1 ms/cycle

USE: Start at location 2000_g, the program will run until halted manually. If a halt occurs consult the listing or halt log using the P-Counter location to find the instruction that failed.

HALT LOG FOR MAINFRAME EXERCISER

P-Counter Location	Instruction in Error
2006 _g	AMA, SOF
2011 _g	AMA
2020 _g	AMB SOF
2023 _g	AMB
2030 _g	LSL
2034 _g	RSA, SMA
2041 _g	FLL

2044 ₈	FLL
2051 ₈	FRA
2053 ₈	FRA
2061 ₈	LSA
2065 ₈	LSA
2071 ₈	CLA
2102 ₈	FRL
2106 ₈ , 2107 ₈	CMA
2112 ₈ , 2114 ₈	CMA
2117 ₈ , 2120 ₈	CMA
2125 ₈ , 2127 ₈	STB
2134 ₈	ABA
2141 ₈	OBA
2153 ₈	NEG, CNS, SMA
2157 ₈ , 2160 ₈	SAS
2163 ₈ , 2165 ₈	SAS
2170 ₈ , 2171 ₈	SAS
2200 ₈	FLA, SMA
2216 ₈	RSL, FRA, RNA, TAB, CLA, IAB, ASC
2222 ₈	SNO
2225 ₈	SNO
2232 ₈	LOB
2236 ₈	SMA
2241 ₈	IBS
2251 ₈ , 2254 ₈	MPY
2262 ₈	MPY, SMA
2267 ₈	AMA, SMA, TBA
3003 ₈	BRU Indirect
3013 ₈	SOF
3016 ₈	SOF

METHOD:

N/A

0001	00009	00000000 *	MAIN FRAME EXERCISOR -- REV 0			00000100
0002	00000	00000000 *				00000200
0003	00000	00000000	REL			
0004	02000	00002000	ORG	'2000		00000400
0005	02000	00000000 *				00000500
0006	02000	02102271	STAR	LBA	TES2	LOAD ALL ONES IN B
0007	02001	01102275		LAA	TES6	LOAD SEVENS IN A
0008	02002	05102277		AMA	TE10	ADD 1 TO A
0009	02003	00000025		SZF		OVERFLOW
0010	02004	11102006		BRJ	**2	YES, GO ON
0011	02005	00000000		HLT		NO, HALT
0012	02006	00000020		ASC		CHANGE SIGN OF A
0013	02007	00000022		SAZ		IS A ZERO
0014	02010	00000000		HLT		NO, HALT
0015	02011	01102271		LAA	TES2	YES, REPEAT TEST FOR B
0016	02012	02102275		LBA	TES6	
0017	02013	15102277		AMB	TE10	
0018	02014	00000004		TBA		
0019	02015	00000025		SZF		
0020	02016	11102020		BRJ	**2	
0021	02017	00000000		HLT		
0022	02020	00000020		ASC		
0023	02021	00000022		SAZ		
0024	02022	00000000		HLT		
0025	02023	02102271		LBA	TES2	ALL ONES IN B
0026	02024	01102277		LAA	TE10	ONE IN A
0027	02025	00001716		LSL	10	SHIFT LEFT 15 PLACE
0028	02026	00000023		SAN		SHIFT OK
0029	02027	00000000		HLT		NO, HALT
0030	02030	00001710		RSA	10	YES, NOW SHIFT RIGHT
0031	02031	05102271		SMA	TES2	SUBTRACT ALL ONES
0032	02032	00000022		SAZ		IS A ZERO
0033	02033	00000000		HLT		NO, HALT
0034	02034	01102277		LAA	TE10	YES, ONE IN A
0035	02035	00001710		LSL	10	SHIFT LEFT 15 PLACE
0036	02036	00001713		FLL	10	FULL LEFT LOGICAL SHIFT
0037	02037	00000023		SAN		SHIFT OK
0038	02040	00000000		HLT		NO, HALT

S.B.

0039	02041	00000006	IAD				00003900
0040	02042	00000023	SAN		YES, CHECK B		00004000
0041	02043	00000000	HLT				00004100
0042	02044	00001/12	FRA	1D	FULL RIGHT SHIFT		00004200
0043	02045	00000007	CSB		COPY SIGN OF B		00004300
0044	02046	00102270	AMA	TES1	ADD ZERO TO A		00004400
0045	02047	00000022	SAZ		IS A ZERO		00004500
0046	02050	00000000	HLT		NO, HALT		00004600
0047	02051	00000006	IAB		YES		00004700
0048	02052	00000022	SAZ		IS B ZERO		00004800
0049	02053	00000000	HLT		NO, HALT		00004900
0050	02054	01102277	LAA	TE10	YES, ONE IN A		00005000
0051	02055	02102271	LBA	TES2	ALL ONES IN B		00005100
0052	02056	00001711	LSA	1D	SHIFT LEFT ARITHMETIC		00005200
0053	02057	00000022	SAZ		IS A ZERO		00005300
0054	02060	00000000	HLT		NO		00005400
0055	02061	01102275	LAA	TES6	SEVENS IN A		00005500
0056	02062	00001711	LSA	1D			00005600
0057	02063	00000022	SAZ				00005700
0058	02064	00000000	HLT				00005800
0059	02065	01102271	LAA	TES2	ALL ONES IN A		00005900
0060	02066	00000003	CLA		ONES CLEAR A WORK		00006000
0061	02067	00000022	SAZ				00006100
0062	02070	00000000	HLT				00006200
0063	02071	00000033	NBP				00006300
0064	02072	00000033	NBP				00006400
0065	02073	01102271	LAA	TES2	ONES		00006500
0066	02074	02102273	LBA	TES4	ALT. BITS IN B		00006600
0067	02075	00001714	FRL	1D	ROTATE		00006700
0068	02076	00000004	TBA				00006800
0069	02077	06102271	SMA	TES2			00006900
0070	02100	00000022	SAZ				00007000
0071	02101	00000000	HLT				00007100
0072	02102	01102270	LAA	TES1	ZERO IN A		00007200
0073	02103	15102277	CMA	TE10	COMPARE ZERO TO ONE		00007300
0074	02104	00000000	HLT				00007400
0075	02105	00000000	HLT		NO		00007500
0076	02106	00000000	HLT		NO		00007600
0077	02107	01102277	LAA	TE10	ONE IN A		00007700

5-64

Address	Instruction	Operation	Comment	Effective Address
0001	00000	00000000 *	MAIN FRAME EXERCISOR -- REV 0	00000100
0002	00000	00000000 *		00000200
0003	00000	00000000	REL	
0004	02000	70002000	BRG *2000	00000400
0005	02000	00000000 *		00000500
0006	02000	02102271	STAR LBA TES2	00000600
0007	02001	01102275	LAA TES6	00000700
0008	02002	05102277	AMA TE10	00000800
0009	02003	00000025	SZF	00000900
0010	02004	11102006	BRU **2	00001000
0011	02005	00000000	HLT	00001100
0012	02006	00000020	ASC	00001200
0013	02007	00000022	SAZ	00001300
0014	02010	00000000	HLT	00001400
0015	02011	01102271	LAA TES2	00001500
0016	02012	02102275	LBA TES6	00001600
0017	02013	16102277	AMB TE10	00001700
0018	02014	00000004	TBA	00001800
0019	02015	00000025	SZF	00001900
0020	02016	11102020	BRU **2	00002000
0021	02017	00000000	HLT	00002100
0022	02020	00000020	ASC	00002200
0023	02021	00000022	SAZ	00002300
0024	02022	00000000	HLT	00002400
0025	02023	02102271	LBA TES2	00002500
0026	02024	01102277	LAA TE10	00002600
0027	02025	00001716	LSL 15	00002700
0028	02026	00000023	SAN	00002800
0029	02027	00000000	HLT	00002900
0030	02030	00001710	RSA 15	00003000
0031	02031	06102271	SMA TES2	00003100
0032	02032	00000022	SAZ	00003200
0033	02033	00000000	HLT	00003300
0034	02034	01102277	LAA TE10	00003400
0035	02035	02102277	LBA TE10	00003500
0036	02036	00001713	FLL 15	00003600
0037	02037	00000023	SAN	00003700
0038	02040	00000000	HLT	00003800

memory address

02102271
 of
 case XM effective
 address

00 000025
 AUG. Instruction/pats

5-65

0039	02041	00000006	IAB		YES, CHECK B	00003900
0040	02042	00000023	SAN			00004000
0041	02043	00000000	HLT			00004100
0042	02044	00001712	FRA	15	FULL RIGHT SHIFT	00004200
0043	02045	00000007	CSB		COPY SIGN OF B	00004300
0044	02046	05102270	AMA	TES1	ADD ZERO TO A	00004400
0045	02047	00000022	SAZ		IS A ZERO	00004500
0046	02050	00000000	HLT		NO, HALT	00004600
0047	02051	00000006	IAB		YES	00004700
0048	02052	00000022	SAZ		IS B ZERO	00004800
0049	02053	00000000	HLT		NO, HALT	00004900
0050	02054	01102277	LAA	TE10	YES, ONE IN A	00005000
0051	02055	02102271	LBA	TES2	ALL ONES IN B	00005100
0052	02056	00001711	LSA	15	SHIFT LEFT ARITHMETIC	00005200
0053	02057	00000022	SAZ		IS A ZERO	00005300
0054	02060	00000000	HLT		NO	00005400
0055	02061	01102275	LAA	TES6	SEVENS IN A	00005500
0056	02062	00001711	LSA	15		00005600
0057	02063	00000022	SAZ			00005700
0058	02064	00000000	HLT			00005800
0059	02065	01102271	LAA	TES2	ALL ONES IN A	00005900
0060	02066	00000003	CLA		DOES CLEAR A WORK	00006000
0061	02067	00000022	SAZ			00006100
0062	02070	00000000	HLT			00006200
0063	02071	00000033	NOP			00006300
0064	02072	00000033	NOP			00006400
0065	02073	01102271	LAA	TES2	ONES	00006500
0066	02074	02102273	LBA	TES4	ALT. BITS IN B	00006600
0067	02075	00001714	FRL	15	ROTATE	00006700
0068	02076	00000004	TSA			00006800
0069	02077	06102271	SMA	TES2		00006900
0070	02100	00000022	SAZ			00007000
0071	02101	00000000	HLT			00007100
0072	02102	01102270	LAA	TES1	ZERO IN A	00007200
0073	02103	15102277	CMA	TE10	COMPARE ZERO TO ONE	00007300
0074	02104	11102107	BRU	**3	A LESS THAN M, OK.	00007400
0075	02105	00000000	HLT		NO	00007500
0076	02106	00000000	HLT		NO	00007600
0077	02107	01102277	LAA	TE10	ONE IN A	00007700

5.66

0078	02110	15102277	CMA	TE10	COMPARE ONE TO ONE	00007800
0079	02111	03000000	HLT		NO	00007900
0080	02112	11102114	BRU	++2	A = M, OK.	00008000
0081	02113	03000000	HLT		NO	00008100
0082	02114	05102277	AMA	TE10	2 IN A	00008200
0083	02115	15102277	CMA	TE10	COMPARE 2 TO 1	00008300
0084	02116	03000000	HLT			00008400
0085	02117	03000000	HLT			00008500
0086	02120	02102271	LBA	TES2	A IS MORE THAN M	00008600
0087	02121	04102302	STB	L0C1		00008700
0088	02122	03000000	IAB			00008800
0089	02123	15102302	CMA	L0C1	WAS B STORED PROPERLY	00008900
0090	02124	03000000	HLT		NO	00009000
0091	02125	11102127	BRU	++2	YES	00009100
0092	02126	03000000	HLT		NO	00009200
0093	02127	01102272	LAA	TES3	ALT. BITS IN A	00009300
0094	02130	02102273	LBA	TES4	ALT. BITS IN B	00009400
0095	02131	00000027	ABA		AND A AND B	00009500
0096	02132	00000022	SAZ		AND ED CORRECTLY	00009600
0097	02133	03000000	HLT		NO	00009700
0098	02134	01102272	LAA	TES3	YES	00009800
0099	02135	03000000	WBA		OR A + B	00009900
0100	02136	06102271	SMA	TES2	SUBTRACT ALL ONES	00010000
0101	02137	03000022	SAZ		A ZERO	00010100
0102	02140	03000000	HLT		NO	00010200
0103	02141	01102270	LAA	TES1	ZERO IN A	00010300
0104	02142	03102303	STA	L0C2	STORE A	00010400
0105	02143	14102303	IMS	L0C2	MAKE ZERO A ONE	00010500
0106	02144	03000000	NOP			00010600
0107	02145	01102303	LAA	L0C2		00010700
0108	02146	03000000	NEG		CHANGE TO A MINUS ONE	00010800
0109	02147	03000000	CNS		CHANGE TO SIGN MAGNITUDE.	00010900
0110	02150	06102277	SMA	TE10	SUBTRACT ONE	00011000
0111	02151	03000000	SAN		NEGATIVE SIGN LEFT	00011100
0112	02152	03000000	HLT		NO	00011200
0113	02153	01102271	LAA	TES2	ONES IN A	00011300
0114	02154	03000000	SAS		IS A +, 0, OR -	00011400
0115	02155	11102160	BRU	++3	A IS -	00011500
0116	02156	03000000	HLT		0, HALT	00011600

0117	02157	00000000	HLT		*, HALT	00011700
0118	02160	05102277	AMA	TE10	ZERØ IN A	00011800
0119	02161	00000021	SAS			00011900
0120	02162	00000000	HLT			00012000
0121	02163	11102165	BRU	**2	A IS ZERØ	00012100
0122	02164	00000000	HLT			00012200
0123	02165	05102275	AMA	TES6	SEVENS IN A	00012300
0124	02166	00000021	SAS			00012400
0125	02167	00000000	HLT			00012500
0126	02170	00000000	HLT			00012600
0127	02171	00000033	NØP		A IS +	00012700
0128	02172	02102275	LBA	TES6	SEVENS IN B	00012800
0129	02173	00000003	CLA			00012900
0130	02174	00001717	FLA	15	MØVE B TO A	00013000
0131	02175	06102275	SMA	TES6	SUBTRACT SEVENS	00013100
0132	02176	00000022	SAZ		IS A ZERØ	00013200
0133	02177	00000000	HLT		NØ	00013300
0134	02200	01102274	LAA	TES5	MINUS ZERØ IN A	00013400
0135	02201	00001715	RSL	15		00013500
0136	02202	00000112	FRA	1		00013600
0137	02203	00000001	RNA			00013700
0138	02204	00000005	TAB			00013800
0139	02205	00000003	CLA			00013900
0140	02206	00000006	IAB			00014000
0141	02207	00000033	NØP			00014100
0142	02210	00000020	ASC			00014200
0143	02211	00000001	RNA			00014300
0144	02212	06102277	SMA	TE10		
0145	02213	00000020	ASC			00014400
0146	02214	00000022	SAZ			00014500
0147	02215	00000000	HLT			00014600
0148	02216	01102276	LAA	TES7	146314 IN A	00014700
0149	02217	00000032	SNØ			00014800
0150	02220	11102222	BRU	**2		00014900
0151	02221	00000000	HLT			00015000
0152	02222	00000116	LSL	1		00015100
0153	02223	00000032	SNØ			00015200
0154	02224	00000000	HLT			00015300
0155	02225	01102271	LAA	TES2	ØNES IN A AND B	00015400

0156	02226	02102271	LBA	TES2		00015500
0157	02227	00000036	L0B			00015600
0158	02230	05403000	DAC	CAT0		00015700
0159	02231	00000000	HLT			00015800
0160	02232	12302304	RTN	SPB*	CHAR	00015900
0161	02233	06102277	SMA	TE10		00016000
0162	02234	00000022	SAZ			00016100
0163	02235	00000000	HLT			00016200
0164	02236	00000005	TAB			00016300
0165	02237	00000026	IBS			00016400
0166	02240	00000000	HLT			00016500
0167	02241	00000004	TBA			00016600
0168	02242	06102301	SMA	TE12		00016700
0169	02243	00000022	SAZ			00016800
0170	02244	02102300	LBA	TE11	200 IN B	00016900
0171	02245	07102301	MPY	TE12	MULTIPLY BY 400	00017000
0172	02246	06102277	SMA	TE10	SUBTRACT ONE	00017100
0173	02247	00000022	SAZ			00017200
0174	02250	00000000	HLT			00017300
0175	02251	00000004	TBA			00017400
0176	02252	00000022	SAZ			00017500
0177	02253	00000000	HLT			00017600
0178	02254	02102277	LBA	TE10	ONE IN B	00017700
0179	02255	00000117	FLA	1	TWO IN A	00017800
0180	02256	07102275	MPY	TES6	MULTIPLY BY SEVENS	00017900
0181	02257	06102277	SMA	TE10	SUBTRACT ONE	00018000
0182	02260	00000022	SAZ			00018100
0183	02261	00000000	HLT			00018200
0184	02262	00000004	TBA			00018300
0185	02263	05102277	AMA	TE10		00018400
0186	02264	05102275	SMA	TES6		00018500
0187	02265	00000022	SAZ			00018600
0188	02266	00000000	HLT			00018700
0189	02267	11102000	BRU	STAR		00018800
0190	02270	00000000	TES1	DATA	0	00018900
0191	02271	00177777	TES2	DATA	-1	00019000
0192	02272	00125252	TES3	DATA	'125252	00019100
0193	02273	00052225	TES4	DATA	'5225	00019200
0194	02274	00100000	TES5	DATA	'100000	

5-69

0195	02275	00077777	TES6	DATA	'77777	00019400
0196	02276	00146314	TES7	DATA	'146314	00019500
0197	02277	00000001	TE10	DATA	1	00019600
0198	02300	00000200	TE11	DATA	'200	00019700
0199	02301	00000400	TE12	DATA	'400	00019800
0200	02302	00000000	L0C1	ZZZ	**	00019900
0201	02303	00000000	L0C2	ZZZ	**	00020000
0202	02304	35403003	CHAR	DAC	RED	00020100
0203	03000	70003000	ØRG	'3000		00020200
0204	03000	11303001	CATØ	BRU*	**+1	00020300
0205	03001	35402232	DAC	RTN		00020400
0206	03002	00000000	HLT			00020500
0207	03003	00000000	*			00020600
0208	03003	00000000	RED	ZZZ	**	00020700
0209	03004	00000025	SØF			00020800
0210	03005	00000033	NØP			00020900
0211	03006	00000003	CLA			00021000
0212	03007	00000005	TAB			00021100
0213	03010	05103020	AMA	PSEV		00021200
0214	03011	00000025	SØF			00021300
0215	03012	00000000	HLT			00021400
0216	03013	16103020	AMB	PSEV		00021500
0217	03014	00000025	SØF			00021600
0218	03015	00000000	HLT			00021700
0219	03016	01103021	LAA	ØNE		00021800
0220	03017	11303003	BRU*	RED		00021900
0221	03020	00077777	PSEV	DATA	'77777	00022000
0222	03021	00000001	ØNE	DATA	1	00022100
0223	03022	70400000	END			00022200
	STAR	02000				
	RTN	02232				
	TES1	02270				
	TES2	02271				
	TES3	02272				
	TES4	02273				
	TES5	02274				
	TES6	02275				
	TES7	02276				
	TE10	02277				


5-20

TE11	02300
TE12	02301
LWC1	02302
LWC2	02303
CHAR	02304
CATØ	03000
RED	03003
PSEV	03020
ØNE	03021



5-71

MAJOR STEPS


1. GATE PR TO MEM
2. FETCH INSTRUCTION
3. TRANSFER INSTRUCTION FROM MDR TO I+T.
4. UPDATE PR.



FUNCTIONAL DIAGRAM of INSTRUCTION FETCH




FUNCTIONAL DIAGRAM of MEMORY ADDRESS MODIFICATION
(SECOND AND SUBSEQUENT LEVELS OF INDIRECT ADDRESSING)



MAJOR STEPS

1. ADDRESS MODIFICATION
2. FETCH OPERAND AND STORE IN T
3. GATE T THRU ADDER TO A.
4. FETCH NEXT INSTRUCTION





FUNCTIONAL DIAGRAM of LAA INSTRUCTION EXECUTION

6-4


INTEGRATED CIRCUIT ARRAYS

FAST ADDERS SM10 SERIES SM20 SERIES SM30 SERIES SM40 SERIES



Monolithic Digital Functional Arrays For Military Temp. Range -55°C to +125°C • Industrial 0°C to +75°C



SM-30 SERIES INDEPENDENT CARRY FAST ADDER



SM-40 SERIES CARRY DECODER




FUNCTIONAL DESCRIPTION

This data sheet specifies Sylvania's Fast Adder Series of Monolithic Digital Functional Arrays designed specifically for implementing high speed binary adder subsystems with "anticipated carry", "ripple carry", or "serial" configurations. All units in the Fast Adder Series are monolithic-silicon, epitaxial, high-level Transistor-Transistor logic integrated circuits having excellent noise immunity, high logic swing, low power consumption, and extremely fast add and carry times. Each circuit in this series operates from a single 5-volt power supply and is available in either the 14-lead ceramic TO-85 flat pack or Sylvania's 14-lead dual in-line ceramic plug-in package. Circuit descriptions and part numbers for military and industrial versions are listed below:


Full Adder
Dependent Carry Fast Adder
Independent Carry Fast Adder
Carry Decoder

55°C to +125°C
SM10, SM11
SM20, SM21
SM30, SM31
SM40

0°C to +75°C
SM12, SM13
SM22, SM23
SM32, SM33
SM42



MULTIPLY FUNCTIONAL BLOCK DIAGRAM



DIVIDE FUNCTIONAL BLOCK DIAGRAM

$$\begin{array}{r} 1103467 \\ - 241 \\ \hline \end{array} = 327$$

DIVIDE

$$T = 1111111101011111 = -241$$

$$T_{(2)} = 00000010100001 = 241$$

LAST CYCLE CORRECT: NS:
IF LAST ADD = 0 THEN PAI → 0

15
00 20 9

B

INT.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
INIT.	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
15	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
14	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
13	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
11	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
8	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
6	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
4	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

or. ins
RESULT
CYCLE

LAST	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
EX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ANS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 3-2. Divide Algorithm


Sign T	Sign A	Div Add	Div Sub	Carry Out First Add	Carry Out	Carry Out	Corrections	Overflow First Add
-	+	No	Yes T←TB 1←CRY	0	/T/≤/A/ Process 1←Q	/T/ > /A/ Shift 0←Q	None (DIV, IAB)	/T/≤/A/
-	-	No	Yes T←TB 1←CRY	1	/T/ > /A/ Shift 0←Q	/T/ < /A/ Process 1←Q	Last Cycle (DIV, IAB) 1) /T/ > /A/ > 0←R, Q ← 1←Q 2) /T/ < /A/ > None	1) /T/ < /A/ 2) T = A, B = 0, ANS FSN ⇒ OVFL
-	-	Yes T←TB	No	0 "1" (IF T = A B = 0, ANS FSN)	/T/ < /A/ Process 0←Q	/T/ > /A/ Shift 1←Q	Last Cycle (DIV, IAB) Q ← 1←Q	1) /T/≤/A/ Exception T = A, B = 0, ANS FSN ⇒ INH OVFL, Clear A each cycle
+	-	Yes T←TB	No	1	/T/ > /A/ Shift 1←Q	/T/ < /A/ Process 0←Q	Last Cycle (DIV, IAB) 1) /T/ > /A/ ⇒ 0←R 2) /T/ < /A/ ⇒ Q ← 1←Q	/T/ < /A/

Process = Load sum to A and shift AB
 1 ← Q = Set LSB of B to ONE
 0 ← Q = Set LSB of B to ZERO
 0 → R = Set remainder to ZERO
 Q ← 1←Q = Add carry during IAB

PROJECT MEMORY TIMING

MAINFRAME TIME

NOTE.



Generated during E1 cycle of a store instruction only.

NOTE: EEA (\$MDR)

Notes: (1) When locating diodes, check location of the resistance errors
 (2) YCA = 2nd
 (3) YCC = 1st
 (4) All diodes are Ampen
 C23-712




Figure 5-2. Diode Location Chart for Y Even Decode Board Assembly (Top Board)

NOTES: (1) When locating diodes, check location
at an Orientation Corner.
(2) YCA - Even
(3) YCC - Odd
(4) Pin numbers are (Group) 011-713






Figure 5-3. Diode Location Chart for Y Odd Decode Board Assembly (Middle Board)


PRIORITY INTERRUPT





PRIORITY INTERRUPT SYSTEM

INTERRUPT PROCESSING SEQUENCE




AUTO RESTART & POWER FAILSAFE

PURPOSE: PROVIDES THE CAPABILITY OF THE COMPUTER TO RETURN TO A RUN CONDITION AUTOMATICALLY IN THE EVENT THAT, AFTER BEING LOST, POWER IS RESTORED.

WHEN A POWER FAILURE OCCURS AN INTERRUPT IS GENERATED. PRESENT P.C. IS STORED AND DEDICATED ADDRESS 01000 IS GENERATED.

MEM. LOCATION 01000 STARTING ADDR. OF POWER FAILSAFE ROUTINE ← (05000)



FINALLY BRU? BACK TO PROGRAM THAT WAS RUNNING WHEN POWER FAILED.

NOTE: TWO INTERRUPTS OCCUR, ONE WHEN POWER GOES DOWN AND WHEN POWER COMES ON. THE PE SIGNAL CAUSES AN INTERRUPT WHEN GOING DOWN AND THE POWER-UP D.C. RESET CAUSES AUTO-RESTART INTERRUPT GENERATION.

810a Auto Start Option

- I. Auto start option enables the computer to resume operation when A. C. power is applied after a power failure if 1) The computer was in the run mode and 2) certain programming techniques are observed prior to, during and after power loss.

This option consists of adding P. C. cards 160-100124 (Loc. 23A 1R1), 160-083240-002 (Loc. 25B 1R1); changing P. C. card in location 9G 1R1 from 8296-001 to 8296-002; and adding wire list W. L. 83240 to 1R1 plane.

- II. Drawings 824201, 824501, 829602, 160-083186, 160-083240-002, 160-100124

III. Adjustments

Note: 29 Pin card extender (8013), Variac, and Weston 0-150 V. A. C. meter are required to perform adjustments.

Verify that P. C. cards 8245 (Loc. 10G 1R1) and 8296 (Loc. 9G 1R1) adjustments are correct as described in 810a tech. manual 303-095000-002 paragraphs 4-70 through 4-73 and paragraphs 4-82 through 4-83. Paragraph 4-84 need not be performed as auto-start option does not use output from 8296 pin 5.

IV. Theory of Operation:

P. C. card 160-083240 contains a relay (K1) which is a bi-stable relay i.e. the armature remains in the position to which it was last operated until sufficient current of opposite polarity is applied. When the computer is in the run mode, the term EEG on pin 16 is ground which causes Q1 and Q4 to conduct. This current flow causes K1 to set which provides continuity between pin 12 and pin 26.

Two types of power failure may occur, A) complete loss of A. C. and B) a power dip which is defined as A. C. voltage being less than 95 Volts and greater than 0 Volts.

A. Sequence of events for complete power loss:

1. When A. C. power drops to 95 Volts, P. C. card 8296 generates + voltage OFF + ON pin 6. This signal at next CL11 time generates interrupt request OFFZ and starts 500 microsecond delay on P. C. 8245. The term OFFZ sets PFS interrupt on 824201. When active F. F. on 8242 P. C. is set, the term AF0+ on pin 24 goes to + voltage. This term is applied to 160-083240 and prevents K1 from resetting. The computer enters the power down interrupt routine and performs necessary housekeeping functions. After 500 microsecond delay on P. C. 8245 times out, "turn off memory" Term OZ0F+ is generated on 8245 pin 23. This signal gates off the data saver P. C. card 8639-2 in each memory module (refer to 8K memory module logic diagram 53103). The computer remains in this state while A. C. and D. C. voltages drop to zero.

- When A. C. is applied to computer, the term ZWW+ is immediately generated on P. C. 83240. This, in turn, generates ICB1 thru ICB4 and ZY4+ terms. These are initial condition pulses that reset all critical latches, flip-flops, registers and force a "HALT" condition. This clearing condition exists for approximately 3.2 seconds. ICB2+ is applied to P. C. 83240 to prevent K1 armature from changing position. At the trailing edge of ZWW+, a 5 microsecond pulse (ORQT+) is produced at pin 26 of 83240 P. C. via pin 13, 12 and K1. This pulse generates an interrupt request (OFFZ) on P. C. 8245 pin 20 and generates a start pulse (Res+CP) on P. C. 160-083186. The computer enters the "run" mode, an interrupt traps to the power up interrupt routine which restores registers and computer operation is resumed.

B. Sequence of events for A. C. power Dip:

- When the A. C. voltage drops below 95 volts, the term (OFF) is gated to P. C. 100124 to remove the +16V supplied to P. C. 83240 via Q1 and R4 on 100124. Removing +16V from the junction point of C1, R6 on 83240 allows C1 to discharge through CR4 (CR1 is omitted on 83240-002).

The flip-flop (PUD+) is set on P. C. 100124 by the decrease of +16 Volts which is caused by A. C. voltage drop. The term PUD+ is gated to the 83240 card to prevent K1 armature from changing positions due to unreliable voltage levels of AFCO+

- When the A. C. voltage rises above 105 volts, the term (OFF) at pin 14 of 100124 P. C. card goes positive allowing +16 volts to be applied to the junction of C1, R6 on 83240 card which in turn produces ZWW+. Refer to paragraph IV A.2 for sequence of events. The ICB4+ term resets the PUD+ flip-flop and computer operation resumes.

V. Wire List 83240 A

Remove	10G08	09G05			
Add	FROM	TO	FROM	TO	
	25B04	25B24	25B17	10G08	
	25B08	25B18	25B15	05G25	22ga. Red
	10G26	08F08	04K21	05H25	22ga. Red
	08F08	25B26	23A10	25B06	
	25B16	03D24	25B06	25B20	
	25B10	25B14	23A20	25B21	
	25B08	01B15	23A14	09G10	
	25B04	23D16	02B13	23A08	
	25B13	25B12	23A26	25B15	

Short program to verify proper operation of auto-start option


<u>Loc.</u>	<u>Octal Code</u>	<u>Mnemonic</u>
50	010053	LAA '53
51	032054	STA I, '54
52	110052	BRU *
53	000055	'55
54	001000	'1000
55	000000	X--X
56	010055	LAA '55
57	030072	STA '72
60	010063	LAA '63
61	032064	STA I, '64
62	110062	BRU *
63	000065	'65
64	001000	'1000
65	000000	X--X
66	010053	LAA '53
67	032054	STA I, '54
70	000035	TOI
71	112072	BRU I, '72
72	000000	X--X

VII. Program will continuously type message "turn off 810-then on-program will resume" Frequently an extra character will be typed as power is dropping due to unreliable TTY operation, this should be ignored.

<u>Loc.</u>	<u>Octal Code</u>	<u>Mnemonic</u>	<u>Remarks</u>
100	010140	LAA '140	Start of program
101	032141	STA I, '141	
102	010142	LAA '142	
103	030147	STA '147	
104	020143	LBA '143	
105	130101	CEU	
106	002000	DAC	
107	012147	LAA I, '147	
110	170001	AOP	
111	110110	BRU *-1	Unit not ready
112	001016	LSL 8, 0	
113	170001	AOP	
114	110113	BRU *-1	Unit not ready
115	140147	IMS '147	
116	000026	IBS	
117	110107	BRU '107	
120	110100	BRU '100	
121	000000	X--X	Power down routine
122	030144	STA '144	Temp 1
123	040145	STB '145	Temp 2
124	010146	LAA '146	
125	032141	STA I '141	
126	110126	BRU *	
127	000000	X--X	Power up routine
130	010140	LAA '140	
131	032141	STA I '141	



<u>Loc.</u>	<u>Octal Code</u>	<u>Mnemonic</u>	<u>Remarks</u>
132	010144	LAA'144	Temp 1
133	020145	LBA'145	Temp 2
134	130101	CEU W, 1	
135	002000	DAC	
136	000035	TOI	
137	112121	BRU I, '121	Last addr. before P. F. S.
140	000121		1st Loc. of power down
141	001000		P. F. S./Auto-start interr. loc.
142	000150		Loc. of 1st data word
143	177752		No. of data words
144	000000		Temp 1
145	000000		Temp 2
146	000127		1st Loc. of power up
147	000000		Loc. of current data word
150	106612	DATA	C/R L/F
151	152325		T U
152	151316		R N
153	120317		Sp O
154	143306		F F
155	120270		Sp 8
156	130660		1 0
157	120255		Sp -
160	152310		T H
161	142716		E N
162	120317		Sp O
163	147255		N -
164	120320		Sp P
165	151317		R O
166	143722		G R
167	140715		A M
170	120327		Sp W
171	144714		1 L
172	146240		L Sp
173	151305		R E
174	151725		S U
175	146705		M E

I/O STRUCTURE



- UP TO 64 DEVICE CONTROLLERS
- 16 DEVICES MAXIMUM ON ONE SET OF CABLE DRIVERS AND TERMINATORS
- COMMAND DEVICE - CEU
- TEST DEVICE - TEU
- INPUT DATA TRANSFERS - AIP / MIP
- OUTPUT DATA TRANSFERS - AOP / MOP

CEU INSTRUCTION EXECUTION



810A/B COURSE

Worksheet 1

1. List the four major units of the 810A Computer.

a. _____

b. _____

c. _____

d. _____

2. Describe the functions of the memory unit.

3. Describe the functions of the control unit.

4. Describe the functions of the arithmetic unit.

5. Describe the functions of the input/output unit.

6. How is information transferred between the four major units of the 810A Computer?

7. How are negative numbers expressed?

8. Which units form the mainframe?

9. How many words may be stored in a memory module?

10. How many bits may be stored in one location of memory?

11. What is the minimum number of memory modules in a memory unit?

12. What is the maximum number of memory modules in a memory unit?

13. List the four elements which comprise each memory module.

a. _____

b. _____

c. _____

d. _____

14. What types of information are stored in memory?

a. _____

b. _____

15. How many memory locations may be addressed by the 13 bit Memory Address Register?

16. How many memory locations may be addressed by the 15 bit Program Counter?

17. What type of information is contained in the memory locations addressed by the Program Counter?

18. What is an instruction?

19. What is an operand?

20. What arithmetic functions may be performed by the 810A Computer?

a. _____

b. _____

c. _____

d. _____

21. What logical functions may be performed by the 810A Computer?

a. _____

b. _____

22. Which bits of any instruction describe the operation code?

23. List the types of instructions.

a. _____

b. _____

c. _____

d. _____

e. _____

f. _____

g. _____

h. _____

24. What do the XIM bits mean in instructions using the memory reference format?

a. _____

b. _____

c. _____

25. What is operand address indexing?

26. What is preindexing?

27. What is postindexing?

28. What is indirect addressing?

29. What is address mapping?

Map + Index 1st.
Index 2nd.

810A/B SOFTWARE COURSE

Instruction Set Worksheet 2

1. Given: Instruction=050505 (A) 057777
(00505)=007327
(A)=050450

What will be contained in the A accumulator after execution of the above instruction?

2. Given: Instruction=160606 (B) = 000000
(00606)=177337
(B)=000441

What will be contained in the B accumulator after execution of the above instruction?

3. Given: Instruction=060606 (A) = 051111
(00606)=177337
(A)=050450

What will be contained in the A accumulator after execution of the above instruction?

4. Given: Instruction=070707 (A) = 000000
(00707)=000020 (B) = 006620
(A)=050450
(B)=000331

What will be contained in the A & B accumulators after execution of the above instruction?

5. Given: Instruction=103010 A = 000111
Instruction@11111 B = 000000
(11010)=030020
(30020)=000666
(A)=066600
(B)=000000

What will be contained in the A & B accumulators after execution of the above instruction?

6. Given: Instruction=000001 (A) = 066601
(A)=066600
(B)=066600

What will be contained in the A accumulator after execution of the above instruction?

7. Given: Instruction=011011
Instruction@10645
(00011)=124242
(10011)=153535

4 = 153535

What will be contained in the A accumulator after execution of the above instruction?

8. Given: Instruction=022022
Instruction@10646
(11111)=022000
(00022)=011111
(10022)=022222
(22022)=033333

(B) = 022000

What will be contained in the B accumulator after execution of the above instruction?

9. Given: Instruction=033033
Instruction@10647
(B)=003333
(10033)=021111
(00033)=004444

Where will the contents of the A accumulator be stored after execution of the above instruction?

10. Given: Instruction=040404
Instruction@10650

Where will the contents of the B accumulator be stored after execution of the above instruction?

000404

11. Given: Instruction=111111
Instruction@10651

What is the address of the next instruction to be executed?

10111

12. Given: Instruction=121212
Instruction@10652

What is the address of the next instruction to be executed?

10212

13. Given: Instruction=141414
Instruction@10653
(10414)=177776

10414

What is the address of the next instruction to be executed?

14. Given: Instruction=151515
Instruction@10655
(10515)=065217
(A)=047301

10515

What is the address of the next instruction to be executed?

15. Given: Instruction=130413
Instruction@10660
Switches=040404

10662

What is the address of the next instruction to be executed?

16. Given: Instruction=000026
Instruction@10662
(B)=177775

10663

What is the address of the next instruction to be executed?

17. Given: Instruction=000021
Instruction@10664
(A)=177775

10665

What is the address of the next instruction to be executed?

18. Given: Instruction=000036
Instruction@10666
(10667)=030344

030344

What is the address of the next instruction to be executed?

19. Given: Instruction=000027
(A)=050450
(B)=000441

(A) 000440
(B) - 000441

What will be contained in the A & B accumulators after execution of the above instruction?

20. Given: Instruction=000030
(A)=050450
(B)=000441

A = 050450
B = 000441

What will be contained in the A & B accumulators after execution of the above instruction?

21. Given: Instruction=000002
(A)=050450
(B)=000441

A = 127330

What will be contained in the A accumulator after execution of the above instruction?

22. Given: Instruction=000020
(A)=050450

(A) = 150450

What will be contained in the A accumulator after execution of the above instruction?

23. Given: Instruction=000034
(A)=050450

(A) = 050450

What will be contained in the A accumulator after execution of the above instruction?

24. Given: Instruction=000003
(A)=050450

A = 000000

What will be contained in the A accumulator after execution of the above instruction?

25. Given: Instruction=000004
(A)=050450
(B)=000441

(A) = 000441
(B) = 000441

What will the A & B accumulators contain after execution of the above instruction?

26. Given: Instruction=000005
(A)=050450
(B)=000441

(A) = 050450
(B) = 050450

What will the A & B accumulators contain after execution of the above instruction?

27. Given: Instruction=000006
(A)=050450
(B)=000441

(B) = 050450
(A) = 000441

What will the A & B accumulator contain after execution of the above instruction?

28. Given: Instruction=000510
(A)=050450
(B)=000441

(A) 001211
(B) 000441

What will the A & B accumulators contain after execution of the above instruction?

29. Given: Instruction=000612
(A)=050450
(B)=000441

A = 000504
B = 050004

What will the A & B accumulators contain after execution of the above instruction?

30. Given: Instruction=000715
(A)=050450
(B)=000441

A = 000242
B = 000441

What will the A & B accumulators contain after execution of the above instruction?

31. Given: Instruction=000511
(A)=050450
(B)=000441

A = 022400
B = 000441

What will the A & B accumulators contain after execution of the above instruction?

32. Given: Instruction=001017
(A)=050450
(B)=000441

~~A = 022411~~
~~B = 002000~~
024002
020400

What will the A & B accumulators contain after execution of the above instruction?

33. Given: Instruction=000716
(A)=050450
(B)=000441

A = 450000
B = 000441

What will the A & B accumulators contain after execution of the next instruction?

34. Given: Instruction=000614
(A)=050450
(B)=000441

A = 045000
B = 044124

What will the A & B accumulators contain after execution of the next instruction?