IBM 3090 Processor Complex
Functional Characteristics

Publication Number
SA22-7121-6

File Number
S370-01
Federal Communications Commission (FCC) Statement

Warning: This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instruction manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

Seventh Edition (April 1988)

This major revision obsoletes SA22-7121-5 and Technical Newsletters SN22-5134 and SN22-5148. Changes or additions to the text and illustrations are indicated by a vertical line to the left of the change.

Changes are made periodically to the information herein; before using this publication in connection with the operation of IBM equipment, refer to the latest IBM System/370, 30xx, 4300, and 3087 Processors Bibliography, GC20-0001, for the editions that are applicable and current.

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used.

Publications are not stocked at the address given below. Requests for IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be sent to IBM Corporation, Product Publications, Department B98, PO Box 390, Poughkeepsie, NY, USA 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Preface

This manual is intended for management, programming, and operations personnel; it describes the components, functions, and models of the IBM 3090 Processor Complex.

Readers of this manual should be familiar with IBM System/370 (S/370), IBM System/370 extended architecture (370-XA), and IBM Enterprise Systems Architecture/370™ (ESA/370™) as defined in the IBM System/370 Principles of Operation, GA22-7000, the IBM System/370 Extended Architecture Principles of Operation, SA22-7085, and the IBM Enterprise Systems Architecture/370 Principles of Operation (to be available at a later date).

This manual contains information on the 3090 Processor Complex Models 120E, 150, 150E, 180, 180E, 200, 200E, 280E, 300E, 400, 400E, 500E, and 600E. This manual contains seven chapters, two appendixes, a glossary, and a bibliography.

- Chapter 1, “Introduction” summarizes the model configurations, design highlights, and programming support of the 3090 Processor Complex.

- Chapter 2, “3090 Processor Complex” describes the characteristics of the 3090 Processor Complex.

- Chapter 3, “3090 Processor Unit” describes the logical components of the processor unit.

- Chapter 4, “Consoles and Displays” describes the interactive consoles and displays in the 3090 Processor Complex and, in particular, the facilities provided by the system console.

- Chapter 5, “3092 Processor Controller” describes the processor controller.

- Chapter 6, “Error Handling” describes error recovery procedures that are performed automatically by the processor controller, the customer problem analysis procedures, and the remote support facility procedures.

- Chapter 7, “3090 Features” describes the standard and optional features provided by the 3090 Processor Complex.


Enterprise Systems Architecture/370 and ESA/370 are trademarks of the International Business Machines Corporation.
• Appendix B, "Summary of 3090 Model Configurations" is a table that shows the 3090 Processor Complex model configurations.

• "Glossary of Terms and Abbreviations" defines the technical terms and abbreviations used in this manual.

• "Bibliography" lists the manuals that are recommended for use with this manual.
## Contents

### Chapter 1. Introduction 1-1
- Summary of 3090 Model Configurations 1-2
- Design Highlights 1-6
  - High-Level Performance 1-7
  - Optional Expanded Storage 1-7
  - Improved Technology 1-7
  - Improved Reliability, Availability, and Serviceability 1-7
  - Choice of Architectural Modes of Operation 1-8
  - Optional Logically Partitioned Operating Mode 1-9
  - Engineering and Scientific Capabilities 1-10
  - Vector Facility Feature 1-10
- Programming Compatibility 1-11
- Programming Support 1-12
  - Control Programs for Basic Modes 1-12
  - Guest Control Programs 1-13
  - Control Programs for Logically Partitioned Operation 1-14

### Chapter 2. 3090 Processor Complex 2-1
- Processor Complex Machine Requirements 2-1
  - Standard Machine Requirements 2-3
  - Corequisite Machine Requirements 2-3
  - Optional Machines and Features 2-4
- Console and Display Configuration 2-6
- Power and Cooling 2-7
  - Power 2-7
  - Cooling 2-7
- Input/Output Operations 2-7
  - S/370 Mode 2-8
  - ESA/370 and 370-XA Modes 2-8
  - Channel-to-Channel Connection 2-9
- Storage Operations 2-9
- Data Representation 2-10
  - Data Integrity 2-10
  - System Access Control 2-11
- Technology 2-11
- Processor Controller 2-11
- Reliability, Availability, and Serviceability Considerations 2-12

### Chapter 3. 3090 Processor Unit 3-1
- CPU ID 3-2
- Central Processors 3-4
  - Instruction Element 3-4
  - Execution Element 3-5
  - Control Storage Element 3-6
  - Buffer Control Element 3-6
- Vector Facility Feature 3-6
- Storage 3-7
  - Central Storage 3-8
    - Hardware System Area 3-8
    - Error Checking and Correction 3-9
Chapter 4. Consoles and Displays 4-1
System Console Interactive Facilities 4-2
  System Definition 4-3
  System Activity Display 4-3
  I/O Configuration Data Set Content 4-3
  I/O Problem Determination Information 4-4

Chapter 5. 3092 Processor Controller 5-1
Corequisites 5-2
System Power Panel 5-3
Dual Support Processors 5-3
Operation Monitoring and Control 5-4
Error Recovery 5-4
Configuration 5-4
Remote Support Facility 5-5
  RSF Configuration 5-5
  RSF Authorization 5-5
  RSF Call Details 5-6

Chapter 6. Error Handling 6-1
Automatic Error Recovery 6-1
  Error Checking and Correction 6-1
  Machine-Check Handling 6-1
  I/O Operations 6-3
Problem Analysis 6-4
  Power Malfunction 6-4
  Other Malfunctions 6-4
Remote Support Facility 6-5

Chapter 7. 3090 Features 7-1
Features Dependent on Architectural Mode 7-3
Programming Assists Dependent on Architectural Mode 7-5
Features Not Dependent on Architectural Mode 7-6
Feature Descriptions 7-6
  Basic Control Mode 7-6
  Bimodal Addressing 7-7
  Branch and Save 7-7
  Byte-Oriented Operand 7-7
  Channel Indirect Data Addressing 7-7
  Channel-Set Switching 7-7
  Channel Subsystem 7-7
  Channels 7-8
  Clear I/O 7-8
  Command Retry 7-8
  Conditional Swapping 7-8
Control-Switch Assist 7-8
CPU Retry 7-8
CPU Timer and Clock Comparator 7-8
Data Streaming 7-9
Error Checking and Correction 7-9
Expanded Storage 7-10
Extended-Precision Divide 7-10
Extended-Precision Floating Point 7-10
Extended Real Addressing 7-10
Fast Release 7-10
Floating Point 7-10
Halt Device 7-10
High-Speed Buffer Storage 7-11
Incorrect-Length-Indication-Suppression Facility 7-11
Interpretive Execution 7-11
Interval Timer 7-11
I/O Error Alert 7-11
I/O Power Sequence Control 7-11
Key-Controlled Storage Protection 7-12
Limited Channel Logout 7-12
Monitoring 7-12
Processor Resource/Systems Manager 7-12
   Additional Byte-Multiplexer Channels 7-12
   Logical Partitioning 7-12
   Multiple High Performance Guests 7-13
Multiprocessing 7-13
   CPU Address Identification 7-13
   CPU Signaling and Response 7-13
   Prefixing 7-13
   Shared Main Storage 7-13
   TOD Clock Synchronization 7-13
Page Protection 7-14
Preferred Machine Assist 7-14
PSW-Key Handling 7-14
Recovery Extensions 7-14
Segment Protection 7-14
Service Signal 7-14
SIE Assist 7-15
Sorting Instructions 7-15
Storage Key Instruction Extensions 7-15
Storage Key Instructions 7-15
Storage-Key 4K-Byte Block 7-15
System/370 Extended Facility 7-15
System/370 I/O Instructions 7-16
Test Block 7-16
Time-of-Day Clock 7-16
Tracing 7-17
Translation 7-17
   Dynamic Address Translation 7-17
   Extended Control Mode 7-18
   Program-Event Recording 7-18
   Set-System-Mask Suppression 7-18
   Store Status 7-18
   Vector Facility Feature 7-18
Virtual-Machine Assist 7-18
VM Assists for the CPU Timer 7-19
3033 Extension 7-19
  Dual-Address Space 7-19
  Start-I/O-Fast Queuing 7-19
  Suspend and Resume 7-20
31-Bit Indirect Data Address Word 7-20
31-Bit Real Addressing 7-20

Appendix A. 3090 Architectural Deviations A-1
Concurrent Indication of PER Events with Operand-Access Exception A-1
Protection Violation Instead of Delayed Access Exception A-1
Fetch Protection Ignored A-1

Appendix B. Summary of 3090 Model Configurations B-1

Glossary of Terms and Abbreviations X-1

Bibliography X-7

Index X-9
Figures

1-1. IBM 3090 Processor Complex Model 400 with Other Devices 1-2
1-2. IBM 3080 Display Station Model 140 4-2
2-1. IBM 3090 Model 600E Plan View 2-2
2-2. Optional Machines and Features 2-5
3-1. IBM 3090 Processor Unit Logical Components (Model 600E) 3-2
3-2. Elements of a Central Processor 3-4
3-3. Channel Subsystem for 3090 Model 600E 3-12
4-1. IBM 3180 Display Station Model 140 4-2
4-2. IBM 3206 Display Station Model 100 4-2
5-1. IBM 3092 Processor Controller Model 1 5-1
5-2. 3092 Model 1 or Model 2 System Power Panel 5-3
6-1. Machine-Check Interruption Code (MCIC) 6-3
Chapter 1. Introduction

The IBM 3090 Processor Complex is a general-purpose data processing system. The IBM 3090 base models (Models 150, 180, 200, and 400) provide for operation in System/370 (S/370) mode or in System/370 extended architecture mode. The enhanced IBM 3090 Models 120E, 150E, 180E, 200E, 280E, 300E, 400E, 500E, and 600E are the most recent models of the IBM 3090 Processor Complex and can operate in S/370 mode or in Enterprise Systems Architecture/370 (ESA/370) mode. These systems provide reliability, performance, and ease of use for commercial, engineering, and scientific applications.

The 3090 is a compatible growth system for the IBM 3081, 3083, and 3084 Processor Complexes.

The enhanced Model 150E corresponds to the base Model 150, the enhanced Model 180E corresponds to the base Model 180, the enhanced Model 200E corresponds to the base Model 200, and the enhanced Model 400E corresponds to the base Model 400. Upgrade progression for the models is shown in the following table:

<table>
<thead>
<tr>
<th>Model</th>
<th>Upgrade Progression</th>
</tr>
</thead>
<tbody>
<tr>
<td>120E</td>
<td>150E</td>
</tr>
<tr>
<td>150</td>
<td>180 or 180E</td>
</tr>
<tr>
<td>150E</td>
<td>180E</td>
</tr>
<tr>
<td>180</td>
<td>200 or 200E or 280E</td>
</tr>
<tr>
<td>180E</td>
<td>200E or 280E</td>
</tr>
<tr>
<td>200</td>
<td>300E or 400 or 400E</td>
</tr>
<tr>
<td>200E</td>
<td>300E or 400E</td>
</tr>
<tr>
<td>280E</td>
<td>400E</td>
</tr>
<tr>
<td>300E</td>
<td>400E or 500E or 600E</td>
</tr>
<tr>
<td>400</td>
<td>600E</td>
</tr>
<tr>
<td>400E</td>
<td>500E or 600E</td>
</tr>
<tr>
<td>500E</td>
<td>600E</td>
</tr>
</tbody>
</table>

Figure 1-1 on page 1-2 shows a view of a 3090 Processor Complex Model 400.
Summary of 3090 Model Configurations

- The **3090 Model 120E** is a uniprocessor; it contains one central processor (CP). The CP has access to central storage, expanded storage, and channels. The 3090 Model 120E provides:
  - One CP
  - A vector facility feature (optional) for the CP
  - 32M bytes of central storage
  - Expanded storage (optional):
    - 64M bytes
    - 128M bytes
  - 16 or 24 integrated channels (16 are standard)
  - Logically partitioned operation (optional) with as many as four logical partitions

- The **3090 Model 150** is a uniprocessor; it contains one CP. The CP has access to central storage and channels. The 3090 Model 150 provides:
  - One CP
  - A vector facility feature (optional) for the CP
  - 32M or 64M bytes of central storage
  - 16 or 24 integrated channels (16 are standard)
• The **3090 Model 150E** is a uniprocessor; it contains one CP. The CP has access to central storage, expanded storage, and channels. The 3090 Model 150E provides:

  - One CP
  - A vector facility feature (optional) for the CP
  - 32M or 64M bytes of central storage
  - Expanded storage (optional):
    - 64M bytes
    - 128M bytes
  - 16 or 24 integrated channels (16 are standard)
  - Logically partitioned operation (optional) with as many as four logical partitions

• The **3090 Model 180** is a uniprocessor; it contains one CP. The CP has access to central storage, expanded storage, and channels. The 3090 Model 180 provides:

  - One CP
  - A vector facility feature (optional) for the CP
  - 32M or 64M bytes of central storage
  - Expanded storage (optional):
    - 64M bytes
    - 128M bytes
    - 192M bytes
    - 256M bytes
  - 16, 24, or 32 integrated channels (16 are standard)

• The **3090 Model 180E** is a uniprocessor; it contains one CP. The CP has access to central storage, expanded storage, and channels. The 3090 Model 180E provides:

  - One CP
  - A vector facility feature (optional) for the CP
  - 32M or 64M bytes of central storage
  - Expanded storage (optional):
    - 64M bytes
    - 128M bytes
    - 192M bytes
    - 256M bytes
  - 16, 24, or 32 integrated channels (16 are standard)
  - Logically partitioned operation (optional) with as many as four logical partitions

• The **3090 Model 200** is a two-way (dyadic) processor; it contains two integrated CPs, each having access to a common central storage, expanded storage, and channels. The 3090 Model 200 provides:

  - Two integrated CPs
  - A vector facility feature (optional) for each CP
  - 64M bytes of shared central storage
  - Shared expanded storage (optional):
    - 64M bytes
    - 128M bytes
    - 192M bytes
- 256M bytes
- 32, 40, or 48 integrated channels (32 are standard)

- The 3090 Model 200E is a two-way (dyadic) processor; it contains two integrated CPs, each having access to a common central storage, expanded storage, and channels. The 3090 Model 200E provides:

  - Two integrated CPs
  - A vector facility feature (optional) for each CP
  - 64M or 128M bytes of shared central storage
  - Shared expanded storage (optional):
    - 64M bytes
    - 128M bytes
    - 192M bytes
    - 256M bytes
    - 512M bytes
    - 1024M bytes
  - 32, 40, 48, or 64 integrated channels (32 are standard)

- The 3090 Model 280E is a two-way processor; it contains two integrated CPs, each having access to a common central storage, expanded storage, and channels for single-image configuration or for physically partitioned configuration. The 3090 Model 280E provides:

  - Two integrated CPs
  - A vector facility feature (optional) for each CP
  - 64M or 128M bytes of shared central storage
  - Shared expanded storage (optional):
    - 128M bytes
    - 256M bytes
    - 384M bytes
    - 512M bytes
  - 32, 48, or 64 integrated channels (32 are standard)
  - Capability to be operated in a physically partitioned configuration as two unprocessors similar to two Model 180Es
  - Logically partitioned operation (optional) with as many as four logical partitions (as many as eight when in a physically partitioned configuration)

- The 3090 Model 300E is a three-way (triadic) processor; it contains three integrated CPs, each having access to a common central storage, expanded storage, and channels. The 3090 Model 300E provides:

  - Three integrated CPs
  - A vector facility feature (optional) for each CP
  - 64M or 128M bytes of shared central storage
  - Shared expanded storage (optional):
    - 64M bytes
    - 128M bytes
    - 192M bytes
    - 256M bytes
    - 512M bytes
    - 1024M bytes
  - 32, 40, 48, or 64 integrated channels (32 are standard)
- Logically partitioned operation (optional) with as many as four logical partitions

- The 3090 Model 400 is a four-way (dual-dyadic) processor; it contains four integrated CPs, each having access to a common central storage, expanded storage, and channels for single-image configuration or for physically partitioned configuration. The 3090 Model 400 provides:
  - Four integrated CPs
  - A vector facility feature (optional) for each CP
  - 128M bytes of shared central storage
  - Shared expanded storage (optional):
    - 128M bytes
    - 256M bytes
    - 384M bytes
    - 512M bytes
  - 64, 80, or 96 integrated channels (64 are standard)
  - Capability to be operated in a physically partitioned configuration as two dyadic processors similar to two Model 200s

- The 3090 Model 400E is a four-way (dual-dyadic) processor; it contains four integrated CPs, each having access to a common central storage, expanded storage, and channels for single-image configuration or for physically partitioned configuration. The 3090 Model 400E provides:
  - Four integrated CPs
  - A vector facility feature (optional) for each CP
  - 128M or 256M bytes of shared central storage
  - Shared expanded storage (optional):
    - 128M bytes
    - 256M bytes
    - 384M bytes
    - 512M bytes
    - 1024M bytes
    - 2048M bytes
  - 64, 80, 96, or 128 integrated channels (64 are standard)
  - Capability to be operated in a physically partitioned configuration as two dyadic processors similar to two Model 200Es
  - Logically partitioned operation (optional) with as many as four logical partitions (as many as eight when in a physically partitioned configuration)

- The 3090 Model 500E is a five-way (triadic-dyadic) processor; it contains five integrated CPs, each having access to a common central storage, expanded storage, and channels for single-image configuration or for physically partitioned configuration. The 3090 Model 500E provides:
  - Five integrated CPs
  - A vector facility feature (optional) for each CP
  - 128M or 256M bytes of shared central storage
  - Shared expanded storage (optional):
    - 128M bytes
    - 256M bytes
    - 384M bytes
    - 512M bytes
- 1024M bytes
- 2048M bytes
- 64, 80, 96, or 128 integrated channels (64 are standard)
- Capability to be operated in a physically partitioned configuration
  as a triadic processor (similar to a Model 300E) and as a dyadic
  processor (similar to a Model 200E)
- Logically partitioned operation (optional) with as many as four
  logical partitions (as many as eight when in a physically partitioned
  configuration)

- The 3090 Model 600E is a six-way (dual-triadic) processor; it contains
  six integrated CPs, each having access to a common central storage,
  expanded storage, and channels for single-image configuration or for
  physically partitioned configuration. The 3090 Model 600E provides:
  - Six integrated CPs
  - A vector facility feature (optional) for each CP
  - 128M or 256M bytes of shared central storage
  - Shared expanded storage (optional):
    - 128M bytes
    - 256M bytes
    - 384M bytes
    - 512M bytes
    - 1024M bytes
    - 2048M bytes
  - 64, 80, 96, or 128 integrated channels (64 are standard)
  - Capability to be operated in a physically partitioned configuration
    as two triadic processors similar to two Model 300Es
  - Logically partitioned operation (optional) with as many as four
    logical partitions (as many as eight when in a physically partitioned
    configuration)

Design Highlights

The 3090 provides high performance and flexibility of use with improved
design and technology. The design of the 3090 incorporates:

- High-level performance
- Optional expanded storage (except on the Model 150)
- Improved technology
- Improved reliability, availability, and serviceability
- Choice of architectural modes of operation
- Optional logically partitioned operating mode (except on Models 150,
  180, 200, and 400)
- Engineering and scientific capabilities
High-Level Performance

The 3090 achieves high-level performance by:

- A 17.2-nanosecond (ns) machine cycle time for Models 180E, 200E, 280E, 300E, 400E, 500E, and 600E.
- A 17.75-ns machine cycle time for Model 150E.
- An 18.5-ns machine cycle time for Models 120E, 150, 180, 200, and 400.
- A high-speed 64K-byte buffer in each CP.
- Buffer-to-buffer data paths.
- The use of emitter-coupled logic (ECL) in the thermal conduction modules (TCMs).
- Optional expanded storage (except Model 150) to extend central storage capacity, to reduce paging, and to improve response time for all 3090 models.
- Optional vector facility feature on each CP for improved performance of engineering and scientific applications.

Optional Expanded Storage

Optional high-speed, high-capacity expanded storage is available as an integrated part of the 3090 Processor Complex. Expanded storage improves system response and system performance balancing. Models 400E, 500E, and 600E offer as much as 2G bytes (2,147,483,648 bytes) of optional storage. Optional expanded storage for the 3090 models is shown in “Optional Machines and Features” on page 2-4.

Improved Technology

The 3090 uses large-scale integration that permits as many as 132 high-density silicon chips to be mounted on a multilayered ceramic substrate in a helium-filled module called a thermal conduction module (TCM). TCMs plug into a supporting multilayered circuit board. The use of TCMs and the boards significantly reduces requirements for power, space, cabling, and cooling, while enhancing reliability. Performance is improved because the TCMs use a faster-circuit family of emitter-coupled logic (ECL) instead of transistor-to-transistor logic (TTL).

Improved Reliability, Availability, and Serviceability

The 3090 offers improved reliability, availability, and serviceability (RAS) by providing:

- Additional online error detection and fault isolation techniques
Deferred maintenance capability

Enhanced remote support strategy

RAS improvements are implemented by the processor controller, which (except for the Model 120E) contains two integrated processor elements. The dual processor elements provide backup in single-image configuration for critical processor controller functions and for improved 3090 availability.

Choice of Architectural Modes of Operation

The 3090 base models (Models 150, 180, 200, and 400) can operate either in System/370 (S/370) mode or in System/370 extended architecture (370-XA) mode. The 3090 enhanced models (Models 120E, 150E, 180E, 200E, 280E, 300E, 400E, 500E, and 600E) can operate either in S/370 mode or in Enterprise Systems Architecture/370 (ESA/370) mode. The mode is selected when the 3090 is initialized. In S/370 mode, the 3090 has full compatibility with System/370. In 370-XA mode, the 3090 base models have the advantages of System/370 extended architecture and have problem-program compatibility with System/360, System/370, and 4300 processors. In ESA/370 mode (which includes the functions of 370-XA mode), the 3090 enhanced models can access virtual storage in multiple address spaces and data spaces. This significantly extends addressability for system, subsystem, and application functions that use ESA/370.

Notes:

1. The 3090 Model 400 in single-image configuration operates only in 370-XA mode. The 3090 Models 280E and 400E in single-image configuration and the 3090 Models 300E, 500E, and 600E operate only in ESA/370 mode.

2. The 3090 Model 400 in a physically partitioned configuration is similar to two 3090 Model 200s, and each side independently can operate either in S/370 or 370-XA mode. The 3090 Models 280E and 400E in physically partitioned configuration are similar to two 3090 Model 180Es and 200Es, respectively, and each side independently can operate either in S/370 or ESA/370 mode, or be logically partitioned.

S/370 mode provides:

- System/370 extended facility
- 3033 extension
- Extended addressing
- As many as 16 channels for Multiple Virtual Storage/System Product (MVS/SP™) for each channel set or as many as 32 channels for Virtual

MVS/SP is a trademark of the International Business Machines Corporation.
Machine/System Product High Performance Option (VM/SP HPO) for each channel set

370-XA mode provides:

- 31-bit addressing that provides a capability of a virtual address range of 2G bytes (2,147,483,648 bytes).
- Bimodal addressing that allows programs written with S/370 mode 24-bit addressing to execute and coexist with programs written with 370-XA mode 31-bit addressing.
- Channel path selection and I/O-busy-condition management as hardware functions (rather than system control program functions) that provide:
  - As many as four channel paths available to each I/O device.
  - Increased I/O device accessibility by allowing each central processor to initiate operations with any of the I/O devices and to handle any I/O interruption conditions.
- Support for the Start Interpretive Execution (SIE) instruction, allowing support of guest S/370 or 370-XA virtual machines.

ESA/370 mode provides:

- All of the functions of 370-XA mode
- A significantly extended addressability through access to multiple address spaces and data spaces while maintaining compatibility with existing 24-bit and 31-bit subsystems and user applications. Each address space can contain as many as 2G bytes of programs and data. Each data space can contain as many as 2G bytes of data.
- Support for the SIE instruction, allowing support of guest S/370 or ESA/370 virtual machines. On Models 120E, 150E, 180E, 200E, 280E, 300E, 400E, 500E, and 600E, the benefits of VM assist are provided to an interpretively executed S/370 mode guest virtual machine.

Optional Logically Partitioned Operating Mode

The optional Processor Resource/Systems Manager™ (PR/SM™) feature offers the capability to enable the event-driven, logical partitioning function of the 3090 Processor Complex. When the PR/SM feature is installed, three modes can be enabled: S/370, ESA/370 (which supports 370-XA and ESA/370 operating systems), and logically partitioned (LPAR) mode. When the logically partitioned mode of operation is chosen, the operator can define the resources that are to be allocated to each logical partition. Most resources can be reconfigured without requiring a power-on reset. After an S/370 or ESA/370 logical partition is defined and

Processor Resource/Systems Manager and PR/SM are trademarks of the International Business Machines Corporation.
activated, a supporting operating system can be loaded into that logical partition. Central storage and optional expanded storage are defined to logical partitions before partition activation. When a logical partition is activated, the storage resources are allocated in 1M-byte contiguous blocks. These allocations are static upon activation. Sharing of allocated central storage or expanded storage among multiple logical partitions is not allowed.

Individual channel paths may be allocated to each logical partition. A channel path can be allocated only to one logical partition at a time. A device can be shared between logical partitions by using a separate channel path from each logical partition. Channel paths can be dynamically reconfigured between logical partitions.

CPs can be dedicated to a single logical partition or shared among multiple logical partitions. The allocation of CPs to a logical partition is made when the partition is activated. The use of CP resources shared between logical partitions can be modified by operator commands while the logical partitions are active.

An optional vector facility that is installed on a CP is available for use by all partitions that will perform on that CP. CPs that are dedicated to a logical partition (including associated vector facilities) are available only to that logical partition.

**Engineering and Scientific Capabilities**

Improved engineering and scientific computational performance in a general-purpose architecture are implemented by:

- Rapid floating-point arithmetic
- Very large storage
- High performance channels
- Improved availability
- A powerful instruction set
- Optional vector facility feature

**Vector Facility Feature**

The vector facility feature is optional for each of the central processors of the 3090 Processor Complex; the vector facility feature is available on all 3090 models. Central processors with the optional vector facility feature provide significantly increased levels of performance for many compute-intensive engineering and scientific applications.
Programming Compatibility

The information in this topic applies to all 3090 models in single-image configuration, independently to each side of a 3090 in physically partitioned configuration, and to operation in a logical partition.

Any program (including its programming support) written for S/370 mode, 370-XA mode, or ESA/370 mode operates on a 3090 operating in that mode, provided that the program:

- Is not time dependent.

- Does not depend on the presence of system facilities (such as storage capacity, I/O equipment, or optional features) when the facilities are not included in the configuration.

- Does not depend on the absence of system facilities when the facilities are included in the configuration.

- Does not depend on results or functions that are defined in the appropriate Principles of Operation manual (see "Bibliography" on page X-7) as being unpredictable or model dependent.

- Does not depend on results or functions that are defined in this manual (or, for logically partitioned operation, in the 3090 Processor Complex: Processor Resource/Systems Manager Planning Guide) as being differences or deviations from the appropriate Principles of Operation manual.

- Does not depend (for programs written for 370-XA mode) on the contents of instruction parameter fields B and C on interception of the SIE instruction. See IBM System/370 Extended Architecture Interpretive Execution for additional information.

- Does not depend (for S/370 mode) on the presence of the 2K-byte page size, or the presence of storage protection keys associated with 2K-byte blocks of storage.

Any program written for 370-XA mode operates in ESA/370 mode, any problem state program written for S/370 operates in ESA/370 mode or 370-XA mode, and any problem state program written for S/360 operates in ESA/370 mode, 370-XA mode, or S/370 mode, provided that the program:

- Observes the limitations in the preceding statements.

- Does not depend on any programming support facilities that are not provided or that have been modified.

- Takes into account other changes made that affect compatibility between modes. These changes are described in the IBM System/370 Extended Architecture Principles of Operation, in the IBM System/370 Principles of Operation, and in the IBM Enterprise Systems Architecture/370 Principles of Operation.
Programming Support

Control program support is dependent on the mode in which the 3090 Processor Complex is operating. For example, a 3090 operating in 370-XA mode requires a control program for 370-XA mode.

Note: The term basic modes is used throughout this manual to refer to processor complex modes of operation other than logically partitioned mode. S/370, 370-XA, and ESA/370 are examples of basic modes.

Control Programs for Basic Modes

Control program support for the 3090 Processor Complex includes:

- S/370 control programs for operation in S/370 mode
  - MVS/SP Version 1 Release 3.5 (expanded storage and vectors are not supported; the maximum number of channels for each channel set is 16 and the maximum central storage supported is 64M bytes)
  - VM/SP High Performance Option Release 4.2 (the maximum central storage supported is 64M bytes)
  - TPF Version 2 Release 3

- 370-XA control programs for operation in ESA/370 mode or 370-XA mode
  - MVS/SP Version 2 Release 1.3 (supports Models 400 and 400E in physically partitioned configuration only; supports only the two-processor side (side 1) of Model 500E in a physically partitioned configuration; and does not support Model 300E or 600E)
  - MVS/SP Version 2 Release 1.7
  - VM/XA Systems Facility Release 1 (does not support vector facilities or Models 300E, 500E, and 600E; Models 280E, 400, and 400E are supported only in physically partitioned configuration)
  - VM/XA Systems Facility Release 2
  - VM/XA System Product (the Processor Resource/Systems Manager feature is a prerequisite for the VM/XA SP Enhancement for Multiple Preferred Guests)
  - TPF Version 2 Release 4

- ESA/370 control programs for operation in ESA/370 mode
  - MVS/SP Version 3
Start Interpretive Execution (SIE) support is provided by VM/XA for the following guest environments, when the 3090 is operating in ESA/370 mode or 370-XA mode:

- Using VM/XA Systems Facility as host:
  - MVS/SP Version 1 Release 1 with Release 1 Enhancement
  - MVS/SP Version 1 Release 3
  - MVS/SP Version 2 Release 1
  - VM/SP Release 2.1
  - VM/SP High Performance Option Release 3
  - VM/XA Migration Aid Release 1 (V = V only)
  - VM/XA Systems Facility (V = V only)
  - OS/VS1 Release 7 with Basic Programming Extensions Release 3
  - VSE/Advanced Function Release 3

- Using VM/XA System Product as host:
  - MVS/SP Version 1 Release 3.5
  - MVS/SP Version 2 Release 1.3
  - MVS/SP Version 3 (requires VM/XA System Product Release 2 and operation in ESA/370 mode)
  - VM/SP Release 4
  - VM/SP High Performance Option Release 4.2
  - OS/VS1 Release 7 with Basic Programming Extensions Release 4
  - VSE/Advanced Function Version 2
  - VSE/SP Version 2 and Version 3
  - VM/XA Systems Facility (V = V only)
  - VM/XA System Product (V = V only)
  - TPF Version 2 Release 3 (if TPF-specific processor and DASD control unit RPQs are not required; requires VM/XA SP Enhancement for Multiple Preferred Guests)
Control Programs for Logically Partitioned Operation

- S/370 control programs for operation in S/370 mode in a logical partition.

  Note: When operating in a logical partition, an S/370 mode control program is limited to the use of a single channel set.

  - MVS/SP Version 1 Release 3.5
  - VM/SP Release 5
  - VM/SP High Performance Option Release 5
  - VSE/Advanced Function Version 2
  - VSE/SP Version 2 and Version 3
  - TPF Version 2 Release 3 (if TPF-specific processor and DASD control unit RPQs are not required)

- 370-XA control programs for operation in ESA/370 mode in a logical partition:

  - MVS/SP Version 2 Release 1.3
  - VM/XA System Product Release 2 (for test and development purposes only; V = V guests only)
  - TPF Version 2 Release 4 (if TPF-specific processor and DASD control unit RPQs are not required)

- ESA/370 control program for operation in ESA/370 mode in a logical partition:

  - MVS/SP Version 3
Chapter 2. 3090 Processor Complex

The following 3090 characteristics are described in this chapter:

- Processor complex machine requirements
- Optional machines and features
- Console and display configuration
- Power and cooling
- I/O operations
- Storage operations
- Data representation
- System security
- Technology
- Processor controller
- RAS considerations

Processor Complex Machine Requirements

The 3090 Processor Complex machine requirements fall into two categories:

- Standard machine requirements of the 3090 Processor Complex.

- Corequisite machine requirements for the operation and maintenance of the processor complex that are ordered separately.

See Figure 2-1 on page 2-2 for a plan view of 3090 Model 600E.
1. This frame is present if 64 channels are installed on this side of the 3090.

2. This frame is present if any vector facility feature, or three CPs, or 64 channels are installed on this side of the 3090.

3. This drawing is not to scale.

Figure 2-1. IBM 3090 Model 600E Plan View
**Standard Machine Requirements**

The standard machine requirements for the 3090 Processor Complex are:

- One IBM 3090 Processor Unit Model 120E, 150, 150E, 180, 180E, 200, 200E, 280E, 300E, 400, 400E, 500E, or 600E.

- One IBM 3092 Processor Controller Model 1, 2, or 3. The 3092 Model 2 is for Models 280E, 400, 400E, 500E, or 600E; the 3092 Model 3 is for the Model 120E; all other 3090 models require the 3092 Model 1.

- One or two IBM 3097 Power and Coolant Distribution Units Model 1 or 2. Two 3097s are required for the 3090 Models 280E, 400, 400E, 500E, or 600E; one is required for the other 3090 models.

- Two or three IBM 3180 Display Stations Model 140 or IBM 3206 Display Stations Model 100. Three display stations are required for the 3090 Model 280E, 400, 400E, 500E, or 600E; two are required for the other 3090 models. See Chapter 4, “Consoles and Displays” on page 4-1 for more information.

**Corequisite Machine Requirements**

The corequisite machine requirements for the 3090 Processor Complex are:

- Two IBM 3370 Direct Access Storage Model A2 units (or equivalent), each with a string-switch feature, except for the 3090 Model 120E that requires one 3370 Direct Access Storage Model A2 (string-switch feature not required).

- Access to one of the following:
  - A path to one IBM 3803 Tape Control Unit Model 2 (or equivalent). The tape control unit must have an IBM 3420 Magnetic Tape Unit Model 4, 6, or 8 or an equivalent 6250 bit-per-inch tape unit with a maximum data rate of 1.25 megabytes per second. A 3090 Model 280E, 400, 400E, 500E, or 600E requires access to two channel paths to the magnetic tape unit.
  - A path to an IBM 3422 Magnetic Tape Subsystem. A 3090 Model 280E, 400, 400E, 500E, or 600E requires access to two channel paths to the magnetic tape subsystem.
  - A path to an IBM 3480 Magnetic Tape Unit Model B11 or Model B22 (or equivalent). A 3090 Model 280E, 400, 400E, 500E, or 600E requires access to two channel paths to the magnetic tape subsystem.

- One or two IBM 3864 Modems Model 2 (or equivalent) with an automatic calling unit feature. The 3090 Models 280E, 400, 400E, 500E, and 600E require two modems; all other 3090 models require one modem.
• One to four IBM 3089 Power Units Model 3 (or other 400-Hz power source):
  
  - 3090 Models 120E, 150, and 150E: one 3089 Power Unit is required.
  - 3090 Models 180 and 180E: two 3089 Power Units are required if the processor complex has both a vector facility feature and more than 128M bytes of expanded storage; otherwise, one 3089 Power Unit is required.
  - 3090 Models 200, 200E, and 300E: two 3089 Power Units are required.
  - 3090 Model 280E: four 3089 Power Units are required if the processor complex has two vector facility features and more than 256M bytes of expanded storage; three 3089 Power Units are required if the processor complex has one vector facility feature and more than 256M bytes of expanded storage; otherwise, two 3089 Power Units are required.
  - 3090 Models 400, 400E, 500E, and 600E: four 3089 Power Units are required.

• One or two channel-attached operator display stations for communication with the control program. Two display stations are required for 3090 Models 280E, 400, 400E, 500E, and 600E in physically partitioned configuration and one for all other models. See Chapter 4, "Consoles and Displays" on page 4-1 for more information.

Optional Machines and Features

Optional features for expanding the size, function, or performance of the system are ordered separately and are added to the processor complex at the customer's request.

Optional machines and features that may be included are shown in Figure 2-2.

To augment the standard machine requirement of two or three display stations, as many as three additional 3180 Display Stations Model 140 or 3206 Display Stations Model 100 may be attached to all 3090 models, except the 3090 Model 120E to which one additional display station may be attached. The 3180 Models 140 and 145 and the 3206 Models 100 and 110 can all be used interchangeably.
## Optional Machines and Features

<table>
<thead>
<tr>
<th>Vector Facility:</th>
<th>Model</th>
<th>120E</th>
<th>150E</th>
<th>180E</th>
<th>200E</th>
<th>200E</th>
<th>300E</th>
<th>400E</th>
<th>500E</th>
<th>600E</th>
</tr>
</thead>
<tbody>
<tr>
<td>VE5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Opt</td>
<td>Opt</td>
<td>Opt</td>
<td>Opt</td>
<td>Opt</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Central Storage:</th>
<th></th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
<th>Std</th>
</tr>
</thead>
<tbody>
<tr>
<td>32M bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64M bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(32M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>128M bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(64M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(128M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>128M bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(64M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(128M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(192M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(256M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(512M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(1024M bytes/side)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**
- Opt  Optional
- Std  Standard
- -  Not available

**Figure 2-2 (Part 1 of 2).** Optional Machines and Features
## Console and Display Configuration

A console is a logical device that performs logical functions. A display is a hardware device and is attached to particular ports of the processor controller. See "Standard Machine Requirements" on page 2-3 and "Optional Machines and Features" on page 2-4 for standard and optional consoles available for the 3090. See Chapter 4, "Consoles and Displays" on page 4-1 for more information.

The system and service support displays are controlled by the processor controller and the operator display is channel attached to the 3090 Processor Complex.

Optional displays are used for one or more of the following console functions:

- System console
- Service console
- Program mode console
- System monitor console
* Service monitor console

**Power and Cooling**

Power and cooling are combined in one unit, the 3097 Power and Coolant Distribution Unit (PCDU) Model 1 or 2.

**Power**

The 3097 PCDU Model 1 or 2 distributes the 50-Hz or 60-Hz power and the 400-Hz power to the 3090 Processor Complex.

The 3097 PCDU Model 1 contains an I/O power sequence control. It can power on and off as many as 64 control units. With the optional, additional power sequence control, as many as 128 control units can be powered on and off. The 3097 PCDU Model 2 has reduced floor space requirements and does not include I/O power sequence control.

A Model 280E, 400, 400E, 500E, or 600E with two 3097 PCDUs Model 1 provides I/O power sequence control for 128, 192, or 256 control units.

**Cooling**

The cooling system consists of a closed-loop, distilled water circulating system. Most of the heat generated by the 3090 Processor Complex is removed by this cooling system. The coolant is circulated throughout the frames and is returned to the 3097 PCDU for cooling in a heat exchanger, where external connections to customer-supplied chilled water absorb the heat from the cooling system water loop.

The 3097 PCDU maintains a controlled temperature for the densely packed circuits in the 3090 Processor Complex. The 3097 PCDU contains the necessary controls to maintain the correct temperature within the processor complex. The correct temperature is maintained through use of the water system in the 3097, which is a self-contained closed-loop system, and the customer-supplied chilled-water system.

If a cooling problem occurs because of a malfunction in the operating pump, an alternate pump is switched automatically into the coolant circuit for continued operation.

**Input/Output Operations**

The following information describes 3090 Models 200 and 200E I/O operations. The other 3090 models operate similarly, but the number of central processors and channels differs. For a summary of these differences, see "Summary of 3090 Model Configurations" on page 1-2.

I/O operations are handled by the channel subsystem in the processor complex. All channels can be configured for block multiplex mode of
operation and as many as four channels (eight on the Models 280E, 400, 400E, 500E, and 600E) can be configured for byte multiplex mode of operation. If the PR/SM feature is installed, as many as eight channels (16 on the Models 280E, 400E, 500E, and 600E) can be configured for byte multiplex mode of operation. Any channel not needed for byte multiplex mode of operation can be configured for block multiplex mode of operation.

Failing channels can be removed from the operating configuration. As many as eight control units can be physically attached to a channel, and each channel can address as many as 256 I/O devices. However, for any 3090 model, the total number of devices attached is 4096 minus the number of channels defined by using the I/O Configuration Program (IOCP). The way in which the channel subsystem performs I/O operations differs depending on the mode of operation (S/370, 370-XA, or ESA/370 mode). Models 300E, 500E, and 600E do not support the S/370 mode of operation, except when operating in a logical partition.

**S/370 Mode**

In S/370 mode, any channel may be assigned any valid channel address without concern for priority. Logically, channels are organized into two sets (one set for each central processor) with as many as 16 channels allowed in one set for MVS/SP operation and as many as 32 channels allowed in one set for VM/SP HPO operation. Channel-set switching is a standard feature. If one central processor fails, its channel set can be reassigned (under program control) to the other central processor. The other central processor can then use the two channel sets alternately to continue data processing (with some performance degradation).

*Note:* Operation in a logical partition is limited to the use of one channel set.

**ESA/370 and 370-XA Modes**

In ESA/370 mode or 370-XA mode, as many as four channel paths are available to any attached I/O device. During any I/O operation, one of the available channel paths to any specific I/O device is selected. Channel path selection is a hardware function rather than a function of the system control program.

At the start of an I/O operation, a central processor signals the channel subsystem (instead of a single channel, as in S/370 mode) that an I/O operation to a given I/O device is needed. An I/O request is posted to a queue; meanwhile, instruction execution in the central processor continues. Channel path management and the queuing of I/O requests eliminate all busy-condition I/O interruptions encountered in S/370-mode operations.
Channel-to-Channel Connection

Channel-to-channel connection between multiple 3090 Processor Complexes is accomplished by using the IBM 3088 Multisystem Channel Communication Unit (MCCU) Model A1, 1, or 2. Channel-to-channel connection between 3090 Processor Complexes and other IBM processors can be accomplished by using the channel-to-channel adapter (CTCA) feature on those processors that offer it or by using the 3088 MCCU.

Both data-streaming and interlock modes are standard on the 3088 MCCU. Data-streaming mode provides for data transfers of as many as 4.5 megabytes per second, independent of cable length. Cable distances of 122 meters (400 feet) between the processor and the 3088 MCCU are supported in both data-streaming and interlock modes.

The 3088 MCCU Model A1 provides two-processor connectivity and as many as 63 logical CTCA links. The 3088 Model A1 can be field upgraded to a 3088 Model 1 or Model 2. The 3088 MCCU Model 1 can interconnect as many as four processor channels and can provide the equivalent function of as many as 126 CTCA. The 3088 MCCU Model 2 can interconnect as many as eight processor channels and can provide the equivalent function of as many as 252 CTCA.

Storage Operations

A hierarchical storage structure increases performance and contributes to system reliability. Each central processor contains a 64K-byte high-speed buffer (cache) that handles instruction, operand, and data fetches.

Central storage provides storage capacity for the 3090 Processor Complex as shown in "Summary of 3090 Model Configurations" on page 1-2. Central storage is shared by all central processors. Expanded storage (an optional feature) is available for 3090 models as shown in the table in Appendix B, "Summary of 3090 Model Configurations" on page B-1.

Expanded storage is controlled by the control program and transfers 4K-byte pages to and from central storage. The control program can use expanded storage to reduce the paging and swapping load to channel-attached paging devices in a storage constrained environment and a heavy paging environment.

In ESA/370 mode and 370-XA mode, storage addressing is extended from 24 bits to 31 bits, which represents an address range of 2G bytes (2 147 483 648 bytes). In addition, these modes permit the use of either 24-bit or 31-bit addressing, under program control, and permits existing application programs to run with current control programs.

In ESA/370 mode and 370-XA mode, an additional channel command word (CCW) format is provided to permit direct addressing of storage of more than 16M bytes for I/O operations. With this format, channel programs may also reside in storage of more than 16M bytes.
Data Representation

The basic addressable data unit is an 8-bit byte that may be used as one character, two decimal digits, or 8 binary bits. The 3090 provides the following data representation features:

- Efficient use of storage and effective I/O rates for decimal data
- Variable-length fields
- Broad and flexible code conversion
- Decimal arithmetic
- Fixed-point and floating-point arithmetic
- 32-bit words, 64-bit doublewords, and 128-bit extended words (for floating-point arithmetic)
- Instructions for functions such as translate, edit, convert, move, and compare

System Security

Data integrity features and a two-level system access control contribute to a high level of system security. Customer planning and management are responsible for the implementation and adequacy of the following controls and for the use of the privileged operator controls such as display and alter storage.

Data Integrity

Data integrity is maintained through:

- Key-controlled storage protection (store and fetch)
- Low-address storage protection
- Storage error checking and correction
- Parity and other internal error checking
- Segment protection (S/370 mode only)
- Page protection (ESA/370 mode and 370-XA mode only)
- Block-multiplexer channel command retry
- Remote support authorization
- Clear reset of registers and main storage
System Access Control

System access control protects against inadvertent system damage by restricting commands and the use of display frames only to persons at specified authorization levels. System access control is implemented through a hierarchical structure such that a user will have access to functions at a specified level as well as all levels below the specified level. Access levels can be defined for the system console and the service console.

Also, the 3180 and 3206 Display Stations provide the following:

- A security keylock on the display that allows authorized access and that prevents unauthorized access.

- User authorization for remote access (remote support facility) necessitates the matching of a user-assigned access code, as well as enablement of automatic dialing.

Technology

The 3090 Processor Complex uses several logic-circuit technologies. The central processor logic is implemented by using emitter-coupled logic (ECL) in thermal conduction modules (TCMs). However, central storage and the processor controller function are implemented by a mixture of monolithic technologies.

The TCM is a helium-filled, encapsulated module that is covered by a cold plate through which chilled water circulates to absorb heat. The TCM measures 125 by 134 by 35 millimeters (4.9 by 5.3 by 1.4 inches) and contains as many as 132 silicon chips mounted on a multilayered ceramic substrate that produces a package containing tens of thousands of logic circuits. TCMs plug into a multilayered circuit board that provides TCM powering and TCM-to-TCM connections. Each central processor consists of nine TCMs and the associated circuit board. Therefore, the major element of a processor complex is designed so that no external wiring or cabling is required.

Processor Controller

The 3092 Processor Controller is a stand-alone support unit that includes dual processors, except for the 3092 Model 3 used with the 3090 Model 120E that has one processor. One processor is active and the other is backup in the Model 150, 150E, 180, 180E, 200, 200E, or 300E; or in the Model 280E, 400, 400E, 500E, or 600E in single-image configuration. Both processors are active in Models 280E, 400, 400E, 500E, and 600E in physically partitioned configuration. The backup processor monitors the active processor to provide a high level of availability.

All models of the 3092 continuously monitor the 3090 Processor Complex operation through direct communication with each component in the processor complex.
The 3092 initializes the system, distributes microcode to writable control storage at initialization, monitors voltage levels and coolant temperature, and provides the control unit function for the attached display stations.

The 3092 also provides extensive error recording, recovery, and diagnostic support for the processor complex.

**Microcode:** The 3090 microcode is a fundamental component of the 3090 Processor Complex and is copyrighted by IBM. Each 3090 processor is delivered with a set of microcode that is customized to the machine ordered. The microcode enables the 3090 to operate in accordance with its functional specifications, and is provided in accordance with the following procedures.

Customers who order a 3090 Processor Complex that includes two 3370-A2s plant merged with the 3090 Processor Complex will receive the 3090 microcode stored on each of the 3370 Model A2s (or on one 3370-A2 for the Model 120E).

If 3370-A2s are not plant merged with the 3090 Processor Complex, the customer must coordinate their availability with the 3090 for installation. The 3090 microcode is loaded on the 3370-A2s as part of the installation of the 3090.

Model upgrades, feature additions, and system engineering changes needed by the customer may require updated microcode for the 3090. The updated microcode replaces the existing microcode which must be returned to IBM or erased.

Relocation of the 3090 Processor Complex requires that the 3370-A2s containing the microcode will be reinstalled with the 3090 processor at the new location. The microcode may be shipped on the 3370-A2s, when they will be reinstalled with the 3090 processor at its new location. When the 3370-A2s will not be reinstalled with the 3090 processor at its new location, the microcode must be removed from the 3370-A2s and packaged on appropriate media for shipment with the 3090 processor. After the microcode has been removed and placed on the appropriate media, the 3370-A2s must be erased.

**Reliability, Availability, and Serviceability Considerations**

Reliability, availability, and serviceability (RAS) are improved in the 3090 by the reduction of downtime and by using standard features.

**Reliability:**

- ECL/TCM technology that provides a low intrinsic failure rate
- A dual processor controller (except for the 3090 Model 120E) that incorporates switchover and initialization of the functional side in single-image configuration
- Dual 3370 Direct Access Storage Model A2 units (except for the 3090 Model 120E) that support switchover in single-image configuration
- Multiple consoles for monitoring functional console activity and for backup

Availability:
- Two or more central processors available on certain models
- Automatic error detection and correction in both central storage and expanded storage
  - Single-bit error correction and double-bit error detection in central storage
  - Single-bit and double-bit error correction and triple-bit error detection in expanded storage
- Storage deallocation
  - In 2M-byte increments under system program control for Models 120E, 150, 150E, 180, 200, and 400
  - In 4M-byte increments under system program control for Models 180E, 200E, 280E, 300E, 400E, 500E, and 600E
- The ability to vary channels offline in single channel increments
- Customer problem analysis to effect recovery without a service call

Serviceability:
- The location of many functional elements on power boundaries
- Automatic fault isolation (analysis routines) concurrent with operation
- Automatic remote support capability
- On-site problem isolation
  - Field-replaceable unit (FRU) isolation
  - Trace tables
  - Error logout recording
The 3090 Processor Unit consists of logical components (see Figure 3-1 on page 3-2) that execute instructions and commands and that perform storage and channel operations. The 3090 logical components are:

- One or more central processors
- Central storage
- Optional expanded storage (except Model 150)
- One or two channel subsystems
- One or two system control elements

*Note:* For Models 280E, 400, 400E, 500E, and 600E, central storage, expanded storage, and channels are installed symmetrically, as shown in Figure 2-2 on page 2-5.

The vector facility feature is an optional feature that is available for each central processor.

The 3090 Models 120E, 150, 150E, 180, 180E, 200, 200E, and 300E have one processor unit. The central processors, central storage, and the channel subsystem are contained in the processor unit.

The 3090 Models 280E, 400, 400E, 500E, and 600E have one processor unit with two sides (side 0 and side 1). The central processors, processor storage, and the channel subsystems are each associated with either side 0 or side 1. In a single-image configuration, the two sides function as one. In a physically partitioned configuration, the two sides are logically and physically separate.
CPU ID

A doubleword designated by the second operand address of the Store CPU ID (STIDP) instruction provides information about the 3090 Processor Complex. More information can be found in the *IBM System/370 Principles of Operation*, the *IBM System/370 Extended Architecture Principles of Operation*, and the *IBM Enterprise Systems Architecture/370 Principles of Operation*. A summary of the contents of the doubleword follows:

$$\text{VV A SSSSS 3090 0000}$$

- **VV** is the version code (two hexadecimal digits):
  - 03 (Model 120E)
  - 05 (Model 150)
  - 06 (Model 150E)
  - 09 (Model 280E)
  - 10 (Model 180)
  - 11 (Model 180E)
  - 20 (Model 200)
- 21 (Model 200E)
- 31 (Model 300E)
- 40 (Model 400)
- 41 (Model 400E)
- 51 (Model 500E)
- 61 (Model 600E)

- ASSSSS is the central processor (CPU) identification number (six hexadecimal digits):

  - The first digit (A) is the central processor address, as stored by the Store CPU Address (STAP) instruction (see “CPU Address Identification” on page 7-13):

<table>
<thead>
<tr>
<th>Digit</th>
<th>Model</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>120E</td>
</tr>
<tr>
<td>1</td>
<td>150E</td>
</tr>
<tr>
<td>1</td>
<td>150E</td>
</tr>
<tr>
<td>1</td>
<td>180E</td>
</tr>
<tr>
<td>1</td>
<td>180E</td>
</tr>
<tr>
<td>1 or 2</td>
<td>200E</td>
</tr>
<tr>
<td>1 or 2</td>
<td>200E</td>
</tr>
<tr>
<td>1</td>
<td>280E (side 0)</td>
</tr>
<tr>
<td>3</td>
<td>280E (side 1)</td>
</tr>
<tr>
<td>0 or 1 or 2</td>
<td>300E</td>
</tr>
<tr>
<td>1 or 2</td>
<td>400 (side 0)</td>
</tr>
<tr>
<td>3 or 4</td>
<td>400 (side 1)</td>
</tr>
<tr>
<td>1 or 2</td>
<td>400 (side 0)</td>
</tr>
<tr>
<td>3 or 4</td>
<td>400 (side 1)</td>
</tr>
<tr>
<td>0 or 1 or 2</td>
<td>500E (side 0)</td>
</tr>
<tr>
<td>3 or 4</td>
<td>500E (side 1)</td>
</tr>
<tr>
<td>0 or 1 or 2</td>
<td>600E (side 0)</td>
</tr>
<tr>
<td>3 or 4 or 5</td>
<td>600E (side 1)</td>
</tr>
</tbody>
</table>

- The next five digits (SSSSS) are selected from the serial number of the 3090 Processor Unit.

- The next four digits are 3090 (for the processor complex).

- The last four hexadecimal digits are 0000.

*Note:* When the processor complex is operating in a logical partition, the CPU ID presented to that logical partition is not the same as when the processor complex is operating in the S/370 or ESA/370 mode. See the *IBM 3090 Processor Complex: Processor Resource/Systems Manager Planning Guide* for more information.
Central Processors

Each central processor (Figure 3-2) is microcode controlled and contains an instruction element (IE), execution element (EE), control storage element (CSE), and buffer control element (BCE). The CSE fetches microinstructions that control instruction execution in the IE and EE. The BCE controls the transfer of data between central storage and the central processor containing that BCE. Dynamic address translation is an automatic function of the BCE. Machine cycle times for the 3090 central processors are shown in Appendix B, “Summary of 3090 Model Configurations” on page B-1.

Legend:
- BCE Buffer control element
- CSE Control storage element
- EE Execution element
- IE Instruction element
- SCE System control element

Figure 3-2. Elements of a Central Processor
**Instruction Element**

The instruction element (IE) controls the sequencing of all instructions. The IE performs the following operations:

- Decodes instructions
- Calculates addresses
- Sends fetch requests to the BCE (for instructions and data) in central storage
- Determines fetch priority
- Controls storage requests
- Provides the EE with:
  - Operation codes
  - Operands
  - Operand addresses

The IE can process multiple instructions at the same time by handling the instructions in steps. As one instruction is fetched, decoded, and sent to a queue, the IE begins processing another instruction.

**Execution Element**

The execution element (EE) executes instructions set up by the IE and operates in parallel with the IE. The EE performs the following operations:

- Processes instructions
- Processes interruptions
- Overlaps operations with the IE
- Initiates control functions

The EE performs the logical decisions, arithmetic functions, and many control functions of S/370, 370-XA, and ESA/370 architecture instructions. Arithmetic results provided by the EE include the following:

- Fixed point
- Fixed-point multiply
- Convert to binary
- Convert to decimal
- Floating point
- Extended-precision floating point
Control Storage Element

The control storage element (CSE) is the logical element that controls microcode execution in the central processor and contains the supporting control storages and registers that are used by the central processors. The EE is primarily microcode controlled and the CSE contains the microcode that is used for controlling the EE operation.

Buffer Control Element

The buffer control element (BCE) handles all central processor references to and from central storage, performs dynamic address translation, and controls the high-speed buffer.

The BCE includes:

- A 64K-byte high-speed buffer
- A buffer directory
- A translation lookaside buffer (TLB)
- Dynamic address translation (DAT) hardware

The high-speed buffer provides much faster access to data than if the data were stored in central storage. The high-speed buffer is transparent to programs that are being executed. When data is referred to during instruction execution, the high-speed buffer, the buffer directory, and the TLB are accessed for address comparison.

The buffer directory contains the absolute addresses of central storage for data in the high-speed buffer.

The translation lookaside buffer stores the real address of the referenced page for a translated virtual address in central storage. Therefore, subsequent translations for the same virtual address are not required because the real address is immediately available in the TLB.

Dynamic address translation performs high-speed translation from virtual to real addresses for loading the TLB.

Vector Facility Feature

The vector facility feature is optional for each central processor of the 3090 Processor Complex and is available on all 3090 models.

Central processors with the optional vector facility feature provide significantly increased levels of performance for many numerically-intensive engineering and scientific applications. The vector facility feature is an extension of the instruction and execution elements of a central processor. Some of the vector facility feature characteristics follow.
- The vector facility feature performs vector arithmetic and logical operations on as many as 128 sets of operands with a single instruction.

- Arithmetic and logical units can produce a 32-bit or 64-bit sum, difference, or product each cycle.

- Compound operations can produce both a product and sum each cycle.

System/370 vector architecture provides:

- Sixty-three instructions with 171 new operation codes (104 operation codes are for floating point)

- Storage vector addressing

- Contiguous, noncontiguous, and indirect element selection

- Compound multiply-and-add instructions

- Vector results placed in vector registers

- Scalar results placed in scalar registers

- Logical, binary, short floating-point, and long floating-point operands

The vector facility feature is supported by:

- MVS/SP Versions 2 and 3, MVS/XA, VM/XA SF, VM/XA SP, and VM/SP HPO including automatic support for asymmetric configurations

- Multitasking facility (MTF) under MVS/SP Versions 2 and 3 for assignment of multiple processors to a job

- VS FORTRAN Version 2 with auto-vectoring capabilities

- APL2 Release 3: no modifications of existing APL2 application programs are required

- Engineering and Scientific Subroutine Library (ESSL): a set of high-performance mathematical routines compatible with the vector facility feature of the 3090 Processor Complex

Additional information on the vector facility feature is available in the *IBM System/370 Vector Operations*.

**Storage**

Storage in the 3090 is implemented in monolithic and large-scale-integration technologies. The 3090 has three levels of storage: a high-speed buffer storage in each central processor, central storage, and optional expanded storage (the 3090 Model 150 is not available with expanded storage). The high-speed buffer is described under "Buffer Control Element" on page 3-6.
Central Storage

The central storage available for each model is shown in Appendix B, “Summary of 3090 Model Configurations” on page B-1. A hardware system area (HSA) is reserved within central storage for specific system information and cannot be addressed by user programs. The addressable portion of central storage is synonymous with main storage, as described in the *IBM System/370 Principles of Operation*, the *IBM System/370 Extended Architecture Principles of Operation*, and the *IBM Enterprise Systems Architecture/370 Principles of Operation*.

A central storage controller contains the logic for:

- Data storage and retrieval for the processor complex
- Central storage communication with the processor complex (by means of the system control element)
- Communication with and control of the optional expanded storage
- Error checking and correction (ECC)

Hardware System Area

For Models 120E, 150, 150E, 180, 180E, 200, 200E, and 300E, during the initialization of the configuration, the hardware system area (HSA), which is unavailable for program use, selects at least 384K bytes (393,216 bytes) of central storage.

For Models 280E, 400, 400E, 500E, and 600E in physically partitioned configuration, the HSA selects at least 384K bytes of storage for each configuration; in single-image configuration, the HSA selects at least 432K bytes of storage.

The HSA contains copies of microcode, a unit control word (UCW) for each configured I/O device, message buffers, tables, directories, and trace information. The HSA cannot be accessed by conventional (program) storage references.

Depending on the number of UCWs required in the configuration, additional central storage may be required for the HSA. Expansion of the HSA occurs automatically as UCWs are added. HSA expansion for all purposes can be a maximum of 3M bytes (3,145,728 bytes) for each configuration, with the maximum number of devices supported equal to 4096 minus the number of channels defined by the I/O Configuration Program (IOCP).
Error Checking and Correction

Error checking and correction (ECC) code bits are stored with data in central storage. Single-bit errors detected during data transfer are corrected. Certain multiple-bit errors are flagged for follow-on action.

Data paths from the central processors and the channels are checked for parity. Parity bits are included in each command or data word.

Frame Deallocation

A dynamic page deallocation technique, under system program control, temporarily recovers some double-bit failures and allows the operating system to deallocate the failing page frame if the page is not fixed to that page frame. In these instances, the job is not terminated (abended) and processing continues normally. Central storage may be deallocated in 4K-byte increments under system program control. At the option of the customer, maintenance service may be deferred until a predetermined amount of central storage has been deallocated.

Key-Controlled Storage Protection

Key-controlled storage protection provides both store and fetch protection. It prevents the unauthorized access or modification of information in central storage.

Each 4K-byte block of storage is protected by a 7-bit storage key. For processor-initiated store operations, access key bits 0-3 from the currently active program status word (PSW) are compared with bits 0-3 from the storage key associated with the pertinent 4K bytes of storage to be accessed. If the keys do not match, the central processor is notified of a protection violation, the data is not stored, and a program interruption occurs. The same protection is active for fetch operations if bit 4 of the storage key (the fetch protection bit) is on.

Expanded Storage

Expanded storage is an optional high-speed storage. The expanded storage available for the 3090 models is shown in Figure 2-2 on page 2-5.

Transfers to and from central storage are in 4K-byte pages. Data movement between central storage and expanded storage is controlled by the system control program. No data can be transferred to expanded storage without passing through central storage. Expanded storage reduces the paging and swapping load to channels.

Error Checking and Correction

Error checking and correction (ECC) code bits within expanded storage are used to permit the following:

- Single-bit and double-bit error detection and correction
- Triple-bit error detection
• Some multiple-bit error detection

Unrecoverable errors are flagged.

**Channel Subsystem**

Models 120E, 150, 150E, 180, 180E, 200, 200E, and 300E contain one channel subsystem (CSS). Models 280E, 400, 400E, 500E, and 600E contain two channel subsystems (one on each side). In a single-image configuration, the two channel subsystems of these models appear as a single dynamic channel subsystem to the control program.

A CSS consists of one channel control element (CCE) and as many as 64 channels. Each channel interface is controlled by a channel server (CHN), and each group of four CHNs is controlled by a channel element (CHE).

As many as four channels (four channels on each side for Models 280E, 400, 400E, 500E, and 600E) can be configured for byte multiplex mode of operation; all other channels can be configured for block multiplex mode of operation. If the PR/SM feature is installed, as many as eight channels (eight channels on each side for Models 280E, 400E, 500E, and 600E) can be configured for byte multiplex mode of operation.

In byte multiplex mode of operation, channels can be used either in byte multiplex mode or in burst mode. Byte multiplex mode permits the concurrent operation of several relatively slow-speed I/O devices.

In block multiplex mode of operation, channels can operate either in interlocked (high-speed transfer) mode or in data-streaming mode. Data rates can be as high as 4.5 megabytes per second for data-streaming mode. All channels configured for block multiplex mode of operation may be attached to control units that can operate in high-speed transfer mode or in data-streaming mode.

Figure 3-3 on page 3-11 depicts the channel subsystem of a 3090 Model 600E maximum configuration.

The CSS handles all I/O operations for the central processors. The CSS controls communication between a configured channel and the control unit and device. The channel, control unit, and device configurations are defined to the channel subsystem by the I/O configuration data set (IOCDS) that is selected at system initialization. The IOCDS is created by the I/O Configuration Program (IOCP) and is stored on the 3370 Direct Access Storage devices that are attached to the processor controller.

At initialization, the IOCDS information is used to build necessary control blocks in the hardware system area (HSA) of central storage.
Figure 3-3. Channel Subsystem for 3090 Model 600E

Legend:
CCE  Channel control element
CHE  Channel element
CHN  Channel
CP   Central processor

To and from the CPs and Storage

Legend:
CCE  Channel control element
CHE  Channel element
CHN  Channel
CP   Central processor

Figure 3-3. Channel Subsystem for 3090 Model 600E
Channel Control Element

The channel control element (CCE) interacts with central storage, the central processors, and the channels to:

- Initiate and end all channel operations
- Provide central storage access control
- Assign priorities for I/O operations

Channels

The channels control all data flow between the CCE and the control units by using the I/O interface sequences.

System Control Element

The system control element (SCE) accepts and processes storage requests from the central processors and the channel subsystem. The SCE analyzes each request and performs the following actions:

- Establishes request priority
- Performs cross-interrogation (to ensure that the requester receives the most recent copy of data that is shared)
- Processes requests
- Performs error checking
- Performs error reporting
- Handles request responses
Chapter 4. Consoles and Displays

This chapter describes the required and optional consoles that support the various 3090 Processor Complex models, and also describes the system console interactive facilities.

A console is a logical device that performs logical functions by means of a display. A display is an input/output device. The 3090 Processor Complex Models 120E, 150, 150E, 180, 180E, 200, 200E, and 300E require two 3180 Display Stations Model 140 or two 3206 Display Stations Model 100: one as a system display that can be designated as a system console, and one as a service support display that can be designated as a service console. The operating system requires an additional channel-attached display for an operator console.

The 3090 Models 280E, 400, 400E, 500E, and 600E require three 3180 Display Stations Model 140 or three 3206 Display Stations Model 100: two as system displays that can be designated as system consoles and one as a service support display that can be designated as a service console. The operating system requires two additional channel-attached displays for operator consoles for operation in physically partitioned configuration.

The 3092 Processor Controller Models 1 and 2 support as many as three additional (optional) 3180 Display Stations Model 140 or three 3206 Display Stations Model 100 for the 3090 Processor Complex. The 3092 Model 3 supports one additional (optional) 3180 Model 140 or 3206 Model 100. Each of these displays can be used as a:

- System console
- Service console
- Program mode console
- System monitor console
- Service monitor console

Any display that is attached to a 3092 Model 3, or attached to the active side of a 3092 Model 1 or 2, can be assigned as multiple logical consoles. A Console Assignment frame is provided for assigning selected logical consoles to specified displays. The Swap Cons function key on the display keyboard is used to reassign the logical consoles to a different display. The 3180 Models 140 (Figure 4-1) and 145 and the 3206 Models 100 (Figure 4-2) and 110 are all interchangeable.
System Console Interactive Facilities

The following functions provide additional user control and flexibility in system operation:

- System definition
- System activity display (SAD)
- I/O configuration data set (IOCDS) content
- I/O problem determination (IOPD) information
**System Definition**

A system definition frame provides selections to:

- Supply a unique system name that is displayed on line 24 (system status line) of the screen
- Identify the frame that is to be displayed automatically after a power-on reset
- Enter initial program load (IPL) information (device identification and target central processor) for S/370, 370-XA, and ESA/370 modes of operation for automatic IPL following a power-on reset

**System Activity Display**

A maximum of 24 system activity display (SAD) frames can be defined to provide extensive flexibility in the different types of system activity that can be displayed. Frames can be defined to display central processor and channel activity pertinent to certain work shifts or types of jobs. SAD frame definition allows the customer to request that as many as 17 high-usage or low-usage channels or channel paths be dynamically identified and displayed.

A SAD index lists by number all defined SAD frames with their unique names (if specified when defined).

**I/O Configuration Data Set Content**

I/O configuration data sets (IOCDSs) are available to provide flexibility to change I/O configurations. A 3090 Model 120E, 150, 150E, 180, 180E, 200, 200E, or 300E has four IOCDSs. A 3090 Model 280E, 400, 400E, 500E, or 600E has four IOCDSs on each side in physically partitioned configuration and eight in single-image configuration.

Two IOCDS frames can be invoked that provide information about specified control units and devices in the I/O configuration that is defined for the IOCDS currently in effect. The two frames provide the following:

- Information about all control units (CUs) that are associated with a specified channel. The displayed information includes CU machine type, attached channel paths, protocol (data-streaming or interlock), and port addresses.
- Information about all devices that are accessible from a specified channel path.
I/O Problem Determination Information

Two sets (one set for S/370 mode and one set for 370-XA mode or ESA/370 mode) of I/O problem determination (IOPD) frames are available to display I/O status.

Frames for 370-XA mode or ESA/370 mode include status information about all installed channel paths, specified subchannel content, shared control units, and device configuration.

Frames for S/370 mode include status information about all installed channels by channel set, specified device address control block (DACB) content, and I/O transaction area (IOTA) content.

IOPD frames provide the user with extensive I/O information and can be useful in identifying I/O problems.

Note: The Model 400 in a single-image configuration does not support the S/370 mode of operation. The Models 300E, 500E, and 600E, and the Models 280E and 400E in a single-image configuration, do not support the S/370 mode of operation, except when logically partitioned.
Chapter 5. 3092 Processor Controller

The 3092 Processor Controller Model 1 (Figure 5-1), Model 2, or Model 3 monitors and controls the status of all physical units within the 3090 Processor Complex.

Figure 5-1. IBM 3092 Processor Controller Model 1

The 3092 supports:

- Power on and power off (including I/O units)
- Customer selection of S/370, 370-XA, or ESA/370 mode of operation
- System initialization
- Control of the configuration of hardware elements
- Control unit function for required and optional consoles and optional printers
- Monitoring of power supplies, temperature, and the presence of water flow
- Control and assistance for error recovery
- Automatic analysis of data (analysis routines) for field-replaceable unit (FRU) isolation
- Collection and storage of error data (logout data) for later analysis
- Full processor complex remote support capability
- Problem analysis procedures for the customer
- Collection of information for system activity display (SAD) frames
- Collection of information for I/O problem determination (IOPD) frames
• Collection of status information for customer problem analysis (PA) frames

Corequisites

The 3092 requires the following corequisites for full processor complex support:

• Two 3370 Direct Access Storage Model A2 units, each with a string-switch feature, except for the 3092 Model 3 that requires one 3370 Direct Access Storage Model A2 unit (string-switch feature not required). For a 3092 Model 1, and for a 3092 Model 2 in a single-image configuration:
  – One 3370 is active and contains microcode for initialization, operation, and service
  – One 3370 is for backup and is a duplicate of the active 3370

  Note: For a 3092 Model 2 in a physically partitioned configuration, one 3370 is active for each side. For a 3092 Model 3, one 3370 is required.

• Access to one of the following:
  – A 3803 Tape Control Unit Model 2 (or equivalent) and its associated 3420 Magnetic Tape Unit Model 4, 6, or 8 (or equivalent 6250-bpi tape drive with a maximum data rate of 1.25 megabytes per second).
  – A 3422 Magnetic Tape Subsystem.
  – A 3480 Magnetic Tape Unit Model B11 or Model B22 (or equivalent).

  The tape unit is used to install engineering changes and to load the 3370s if required. Valid device addresses for the tape unit are hexadecimal 00-9F and B0-FF.

  Note: The 3092 Model 2 requires access to two channel paths to the tape unit.

• One 3864 Modem Model 2 with an automatic calling unit feature (or equivalent).
  – The modem is required to communicate with the remote support facility (RSF).
  – If the customer does not authorize automatic remote service, manual dial-up can be used.

  Note: The 3092 Model 2 requires two 3864 Modems Model 2 (or equivalent).
System Power Panel

The 3092 contains the System Power control panel that includes switches for power on, power off, and emergency power off; switches for system configuration (if applicable); and indicators for power status and service mode. Figure 5-2 shows a typical System Power panel; however, some panels may differ, depending on the model. For more information, see the 3090 Processor Complex: Operator Controls for the System Console.

![System Power Panel Diagram]

Figure 5-2. 3092 Model 1 or Model 2 System Power Panel

Dual Support Processors

The 3092 Model 1 contains dual processors (A-side and B-side). The backup processor monitors the active processor to help maintain availability. In most situations, if the active processor fails, a switchover to the backup processor occurs.

When the Power On pushbutton is pressed, both A-side and B-side of the 3092 automatically power on and an IML and IPL occur. The battery-operated clock (BOC) is read and the processor controller time-of-day (TOD) clock is set. Each side communicates its state to the other side to set the active and backup sides. If both sides are functional, the A-side is made active and the B-side is backup. If both sides are functional but the state of the 3370s differ, the side with the most current 3370 is made active. If one side is not functional, the functioning side is made active.

The 3092 Model 2 operates in a similar fashion for a 3090 Processor Complex in a single-image configuration. For a physically partitioned configuration, both sides are active. The A-side of the 3092 controls side 0 of a 3090 Processor Complex in a physically partitioned configuration, and the B-side of the 3092 controls side 1 of a 3090 Processor Complex in a physically partitioned configuration.
The 3092 Model 3 contains a single processor that is always active. One 3370 is attached to the 3092 Model 3.

Operation Monitoring and Control

The 3092 monitors and controls the operations of the 3090 Processor Complex. The 3092 initializes and sequences power to all 3090 components and to all interconnected I/O control units that are under power-sequence control. During initialization of the 3090 Processor Complex, the 3092 validates areas of central storage as error-free data locations, records failing storage locations, and assigns the hardware system area in central storage based on contiguous error-free storage locations. After power sequencing is complete, the processor controller performs an initial microprogram load (IML).

During processing, the 3092 monitors voltage levels and coolant flow. If the coolant flow rate significantly decreases or stops, the second pump in the 3097 is switched into the coolant circuit to avoid thermal shutdown.

Error Recovery

The 3092 logs errors as they occur and then analyzes them for service personnel. Failure symptoms, saved at the time of a malfunction, are analyzed on a time-sharing basis with other processor controller functions; this operation is concurrent with operation of the processor complex.

The 3092 saves the symptoms of these errors, correlates multiple symptoms, performs error analysis, and isolates the failure to the failing FRU or group of FRUs. When automatic error-recovery attempts fail or the error occurs frequently, failure information is displayed on the system console, and an audible alarm is sounded to alert the operator of a problem requiring action. During IML, similar notification to the operator occurs when loss of storage exceeds a threshold that may degrade system performance.

Configuration

The 3092 can be used to initiate configuration changes in:

- Central storage
- Central processors
- Online channels

However, operator-initiated action through the system control program is the preferred method of reconfiguration because it makes both hardware and software changes as a single, integrated action.
Remote Support Facility

The remote support facility (RSF) consists of three parts:

- RSF configuration
- RSF authorization
- RSF call details

RSF Configuration

At installation, the RSF is tailored to the customer's requirements by the service representative. Two RSF configuration frames are available for the customer and the service organization to specify remote support facility information. These specifications include:

- As many as four telephone numbers for remote support access
- Type of access equipment available (for example, manual dialing, automatic dialing, automatic calling)
- Agreed-on service update schedule
- Allowance or disallowance of incoming and outgoing calls
- Unique RSF customer access code
- Customer and IBM information
  - Responsible customer personnel
  - Location of the system at the customer's installation
  - Customer's business, system console, and modem telephone numbers
  - IBM branch office number and telephone number
  - Prime shift and off-hour shift dispatcher's telephone numbers

The specified information can be changed at any time by invoking the frames and by entering the revised data.

RSF Authorization

No incoming or outgoing calls are allowed without customer authorization.

Customer authorization includes the following:

- Reason for call
- Type of call: outgoing, incoming, automatic call, manual dialing
RSF Call Details

Details of all RSF calls (both incoming and outgoing) are recorded and each call is listed on an RSF log index. The RSF log index can be displayed and any call that is listed can be selected from the index. The RSF log index shows the date, time, status, and reason for the call. When a call is selected, the first of a set of frames is displayed. The frames contain detailed information about the selected call.

See Chapter 6, “Error Handling” on page 6-1 for information about customer problem analysis and RSF procedures.
Chapter 6. Error Handling

The 3092 Processor Controller automatically performs certain error recovery procedures. If automatic error recovery is not successful, a set of problem analysis frames and procedures is available to facilitate recovery by the user for certain types of failures, and remote support facility (RSF) procedures are available for all failures.

Automatic Error Recovery

Error handling by the processor controller provides both automatic recovery from many hardware malfunctions and provides reporting by machine-check or channel-check interruption.

Error recovery functions are provided for errors in central storage and for channel errors. When an error is detected, the 3092 automatically performs error analysis procedures to isolate the malfunctioning area directly and to identify (if applicable) the field-replaceable unit (FRU) or group of FRUs. These procedures include problem recognition, recording, and diagnosis.

Error Checking and Correction

Error checking and correction in central storage provides automatic single-bit error detection and correction of all data read from central storage. Error checking also detects all double-bit errors and some multiple-bit errors of the data read from central storage, but does not correct the errors.

Some double-bit errors are temporarily recovered to allow the system control program an opportunity to deallocate the failing page frame.

Error checking and correction in expanded storage provides automatic single-bit and double-bit error detection and correction of all data read from expanded storage. Error checking also detects all triple-bit errors and some multiple-bit errors of the data read from expanded storage, but does not correct the errors.

Parity checking is used to verify other data in the processor complex that is not contained in central or expanded storage.

Machine-Check Handling

When a machine check occurs, the 3092 collects the error information and enters it in a log. The central processor then presents a machine-check interruption to the system control program.
All machine-check interruptions store a doubleword that contains a machine-check interruption code. Bits that are not assigned or are not implemented are stored as 0's. Certain bits in control register 14 are associated with machine-check handling. The 3090 uses bits 3 through 7 in ESA/370 and 370-XA modes, and bits 4 through 7 in S/370 mode. Model 400 in a single-image configuration does not support the S/370 mode of operation. Models 300E, 500E, and 600E, and Models 280E and 400E in a single-image configuration, do not support the S/370 mode of operation, except when logically partitioned.

When a malfunction makes it undesirable or impossible to continue processing, the central processor enters the check-stop state. The central processor always enters the check-stop state when any of the following occurs:

- PSW bit 13 is 0 and an exigent machine-check condition is generated
- Another exigent machine-check condition is detected during the execution of an interruption that was caused by an exigent machine-check condition
- The machine-check interruption code cannot be stored or the new PSW cannot be fetched during the execution of an interruption
- Invalid ECC is detected in the prefix register

The central processor is removed from the check-stop state by a CPU reset.

*Note:* When multiple central processors are part of the configuration, the processor controller generates a malfunction external interruption to all the configured central processors. If the processor controller cannot identify which central processor should be put into the check-stop state, all central processors are put into the check-stop state.

Figure 6-1 shows the machine-check interruption code (MCIC).
Errors detected by the channel subsystem are reported to the central processors as I/O interruptions or machine-check interruptions. I/O interruptions report the following hardware-related conditions:

- Interface control check (IFCC)
- Channel control check (CCC)
- Channel data check (CDC)

Machine-check interruptions include the following:

- Unrecoverable errors (retry attempts are unsuccessful)
- Persistent errors (retry attempts can be made, but the error threshold is exceeded)
Problem Analysis

To attempt recovery before initiating the remote support facility, the user can invoke problem analysis from the system console index frame. If the problem was caused by a power malfunction, the first of a set of power status problem analysis frames is displayed. If the problem was caused for some other reason, the first of a second set of problem analysis frames is displayed.

Power Malfunction

To assist recovery from a power malfunction, the first set of problem analysis frames displays this information:

- Power boundary errors with reason codes
- A list of suggested recovery actions
- Defined service action

For more information, see the 3090 Processor Complex: Operator Controls for the System Console.

Other Malfunctions

Status information is displayed for the central processors, hardware, interface control checks, and channels or channel paths. Based on the status information, the customer can select any of a variety of problem analysis categories that include:

- Non-I/O hardware errors
- Unsuccessful IPL
- Enabled or disabled wait state
- Interface control checks (IFCCs)
- I/O device errors
- Operator console lockout

Each procedure provided by the problem analysis frames gives current status information for that type of malfunction, and then lists possible recovery actions. The IOPD frames may also be used for troubleshooting IFCC and I/O device problems. If the attempt at recovery fails and if remote support is required, a selection from the frame invokes the RSF authorization frame.
Remote Support Facility

A priority message is displayed when:

- The processor controller detects a failure that requires service
- The remote support facility requires remote console control (from the remote support center)
- An automatic service update must be done

A customer can also initiate remote support from the problem analysis procedures or can invoke the RSF authorization frame and establish the remote connection.

After the service request is authorized, a telephone number is automatically dialed over the public switched network to establish a connection with a remote modem. The remote modem acknowledges the connection and the remote support facility is enabled.

When the remote support facility is connected by the data link, the remote support facility has access to the 3090. Control of the 3090 system can be passed to the remote support facility, and the 3090 Processor Complex can be manipulated by remote control.
Chapter 7. 3090 Features

The 3090 features are listed under the following topics:

- "Features Dependent on Architectural Mode"

  Additional information about the mode-dependent features can be found in the following manuals:

  - IBM System/370 Principles of Operation, GA22-7000
  - IBM System/370 Extended Architecture Principles of Operation, SA22-7085
  - IBM System/370 Extended Architecture Interpretive Execution, SA22-7095
  - IBM System/370 Vector Operations, SA22-7125
  - IBM Enterprise Systems Architecture/370 Principles of Operation (to be available at a later date)

- "Programming Assists Dependent on Architectural Mode"

- "Features Not Dependent on Architectural Mode"

The brief descriptions of features in this chapter include an indication of whether the function is a standard or host-program feature of that mode on the 3090.

The column headings in the tables under "Features Dependent on Architectural Mode" and "Programming Assists Dependent on Architectural Mode" identify the architectural modes of the 3090 Processor Complex.

In both tables, the first three columns under 370-XA or ESA/370 Mode, apply when the 3090 Processor Complex (or a side of a physically partitioned 3090 Processor Complex, or a logical partition) has been initialized to operate in the 370-XA or ESA/370 architectural mode. These columns apply to all models of the 3090 Processor Complex. All 3090 base models can operate in 370-XA mode. All 3090 enhanced models can operate in ESA/370 mode.

- The first column, 370-XA or ESA/370, describes the features of the 3090 that are apparent to the control program (host). MVS/SP Version 2 and VM/XA SP are two typical control programs that may be used.

- The second column, 370-XA or ESA/370 Guest, describes the features of the 3090 that are apparent to a 370-XA or ESA/370 mode virtual machine, whose operation is initiated by means of a Start Interpretive Execution (SIE) instruction executed by the host.
• The third column, S/370 Guest, describes the features of the 3090 that are apparent to an S/370 mode virtual machine, whose operation is initiated by means of a Start Interpretive Execution (SIE) instruction executed by the host.

In both tables, the fourth column, S/370 Mode, applies when the 3090 Processor Complex (or a side of a physically partitioned 3090 Processor Complex, or a logical partition) has been initialized to operate in the S/370 architectural mode. This column does not apply to a 3090 Model 400 in a single-image configuration. (For 3090 Models 300E, 500E, and 600E, and the 3090 Models 280E and 400E in a single-image configuration, this column applies only to operation in a logical partition). MVS/SP Version 1 and VM/SP HPO are two typical control programs that may be used. Some S/370 mode control programs support the operation of virtual machines; the features of the 3090 that are apparent to those virtual machines are described in the publications associated with that control program and are not listed here.
# Features Dependent on Architectural Mode

<table>
<thead>
<tr>
<th>Feature</th>
<th>370-XA or ESA/370 Mode</th>
<th>370-XA or ESA/370 Mode</th>
<th>S/370 Guest</th>
<th>S/370 Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic control (BC) mode</td>
<td>Std</td>
<td>Std</td>
<td>(1)</td>
<td>Std</td>
</tr>
<tr>
<td>Bimodal addressing</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Branch and save</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Byte-oriented operand</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Channel indirect data addressing</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Channel-set switching</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Channel subsystem</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Clear I/O</td>
<td>Std</td>
<td>Std</td>
<td>(2)</td>
<td>Host</td>
</tr>
<tr>
<td>Command retry</td>
<td>Std</td>
<td>Std</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>Conditional swapping</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>CPU timer and clock comparator</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Extended-precision divide</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Std</td>
</tr>
<tr>
<td>Extended-precision floating point</td>
<td>Std</td>
<td>Std</td>
<td>(2)</td>
<td>Host</td>
</tr>
<tr>
<td>Extended real addressing (26 bit)</td>
<td>Std</td>
<td>Std</td>
<td>(3)</td>
<td>Std</td>
</tr>
<tr>
<td>Fast release</td>
<td>Std</td>
<td>Std</td>
<td>(2)</td>
<td>Host</td>
</tr>
<tr>
<td>Floating point</td>
<td>Std</td>
<td>Std</td>
<td>(2)</td>
<td>Host</td>
</tr>
<tr>
<td>Halt device</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Host</td>
</tr>
<tr>
<td>Incorrect-length-indication suppression</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Interpretive execution (SIE)</td>
<td>Std</td>
<td>Host</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Interval timer</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Key-controlled storage protection</td>
<td>Std</td>
<td>Std</td>
<td>(4)</td>
<td>Std</td>
</tr>
<tr>
<td>Limited channel logout</td>
<td>Std</td>
<td>Std</td>
<td>(2)</td>
<td>Host</td>
</tr>
<tr>
<td>Monitoring</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Multiprocessing:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- CPU address identification</td>
<td>Std</td>
<td>Std</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>- CPU signaling and response</td>
<td>Std</td>
<td>Host</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>- Prefixing</td>
<td>Std</td>
<td>Std</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>- Shared main storage</td>
<td>Std</td>
<td>Std</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>- TOD clock synchronization</td>
<td>Std</td>
<td>Host</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>Page protection</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>PSW-key handling</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Recovery extensions</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Host</td>
</tr>
<tr>
<td>Segment protection</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>Host</td>
</tr>
<tr>
<td>Service signal</td>
<td>Std</td>
<td>Host</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Sorting instructions</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Storage key instruction extensions</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Storage key instructions (ISK, SSK)</td>
<td>Std</td>
<td>Std</td>
<td>(4)</td>
<td>Std</td>
</tr>
<tr>
<td>Storage-key 4K-byte block</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std (6)</td>
</tr>
<tr>
<td>- Single-key 4K-byte blocks</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>- Storage-key exception control</td>
<td>Std</td>
<td>Std</td>
<td>(4)</td>
<td>Std</td>
</tr>
<tr>
<td>System/370 extended facility:</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>- Non-MVS-dependent portion</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>System/370 I/O instructions</td>
<td>Std</td>
<td>Std</td>
<td>(2)</td>
<td>Host</td>
</tr>
<tr>
<td>Test block</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Time-of-day (TOD) clock</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Tracing (ASN, branch, and explicit)</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>
### 370-XA or ESA/370 Mode

<table>
<thead>
<tr>
<th>Feature</th>
<th>370-XA or ESA/370</th>
<th>ESA/370</th>
<th>S/370</th>
<th>S/370</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translation:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dynamic address translation:</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>2K-byte page size</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>4K-byte page size</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>64K-byte segment size</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>1M-byte segment size</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Extended control (EC) mode</td>
<td>Std (1)</td>
<td>Std (1)</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Program-event recording (PER)</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Set-system-mask suppression</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Store status</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>Vector facility</td>
<td>Opt</td>
<td>Opt</td>
<td>Opt</td>
<td>Opt</td>
</tr>
<tr>
<td>3033 extension:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dual-address space (DAS)</td>
<td>Std (7)</td>
<td>Std (7)</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>SIOF queuing</td>
<td>(2)</td>
<td>(2)</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>Suspend and resume</td>
<td>(2)</td>
<td>(2)</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>31-bit IDAWS</td>
<td>Std</td>
<td>Std</td>
<td>Host</td>
<td>Std</td>
</tr>
<tr>
<td>31-bit real addressing</td>
<td>Std</td>
<td>Std</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

### Notes:

- Not defined in the corresponding Principles of Operation manual for this architectural mode, and not implemented on the 3090.

- Host
  The design of the host software determines whether or not this function is simulated for the guest; direct interpretive execution does not occur.

- No
  Defined in the Principles of Operation manual for this architectural mode, but not implemented on the 3090.

- Optional (Opt)
  Implemented as an optional feature of the 3090 when operating in this architectural mode.

- Standard (Std)
  Implemented as a standard feature of the 3090 when operating in this architectural mode.

1. Operation in 370-XA or ESA/370 mode is comparable to operation in EC mode of System/370.

2. Replaced by standard functions of the channel subsystem operating in 370-XA or ESA/370 mode; channel program compatibility with System/370 is maintained.

3. Replaced by 31-bit real addressing.

4. The storage key instruction extensions provide the required function to manage the storage keys in 370-XA or ESA/370 mode; System/370 instructions ISK, RRB, and SSK are not in 370-XA or ESA/370 architecture.

5. Replaced by page protection.

6. Double-key 4K-byte blocks are not implemented.

7. Does not include dual-address space (DAS) tracing; address space number (ASN) tracing provides a comparable function.
Programming Assists Dependent on Architectural Mode

<table>
<thead>
<tr>
<th>Programming Assists</th>
<th>370-XA or</th>
<th>370-XA or</th>
<th>S/370</th>
<th>S/370</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ESA/370</td>
<td>Guest</td>
<td>Guest</td>
<td>Mode</td>
</tr>
<tr>
<td>Control-switch assist</td>
<td>-- (1)</td>
<td>-- (1)</td>
<td>--</td>
<td>Std (2)</td>
</tr>
<tr>
<td>Preferred machine assist</td>
<td>-- (1)</td>
<td>-- (1)</td>
<td>--</td>
<td>Std (2)</td>
</tr>
<tr>
<td>SIE assist</td>
<td>Std (2)</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>System/370 extended facility</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>– MVS-dependent portion:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>– Four lock-handling instructions</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>– Six tracing instructions</td>
<td>-- (3)</td>
<td>-- (3)</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>– Fix Page instruction</td>
<td>--</td>
<td>--</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>– SVC Assist instruction</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>– Add FRR instruction</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>– VM assist for MVS/370 assists</td>
<td>-- (1)</td>
<td>-- (1)</td>
<td>Std (4)</td>
<td>Std (5)</td>
</tr>
<tr>
<td>Virtual-machine assist</td>
<td>-- (1)</td>
<td>-- (1)</td>
<td>Std (4)</td>
<td>Std (5)</td>
</tr>
<tr>
<td>VM assists for CPU timer</td>
<td>-- (1)</td>
<td>-- (1)</td>
<td>--</td>
<td>Std (2)</td>
</tr>
</tbody>
</table>

Notes:

-- Not defined as a programming assist for this architectural mode, and not implemented on the 3090.

Standard (Std) Implemented as a standard feature of the 3090 when operating in this architectural mode.

1 SIE provides an alternate means of supporting execution for one or more guest operating systems.

2 Not provided in a logical partition.

3 370-XA or ESA/370 tracing provides a comparable function.

4 Not provided on 3090 Models 150, 180, 200, and 400. On other models, does not include the shadow-table-validation function.

5 When operating in a logical partition, does not include the shadow-table-validation function.
Features Not Dependent on Architectural Mode

<table>
<thead>
<tr>
<th>Feature</th>
<th>Optional or Standard</th>
<th>Model</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel group, 1st additional (8)</td>
<td>Optional</td>
<td>120E, 150, 150E, 180, 180E, 200, 200E, 300E</td>
</tr>
<tr>
<td>Channel group, 1st additional (16)</td>
<td>Optional</td>
<td>280E, 400, 400E, 500E, 600E</td>
</tr>
<tr>
<td>Channel group, 2nd additional (8)</td>
<td>Optional</td>
<td>200E, 300E</td>
</tr>
<tr>
<td>Channel group, 2nd additional (16)</td>
<td>Optional</td>
<td>400E, 500E, 600E</td>
</tr>
<tr>
<td>Channel group, 3rd additional (16)</td>
<td>Optional</td>
<td></td>
</tr>
<tr>
<td>Channel group, 3rd additional (32)</td>
<td>Optional</td>
<td></td>
</tr>
<tr>
<td>Channels (16)</td>
<td>Standard</td>
<td>120E, 150, 150E, 180, 180E</td>
</tr>
<tr>
<td>Channels (32)</td>
<td>Standard</td>
<td>200E, 200E, 280E, 300E</td>
</tr>
<tr>
<td>Channels (64)</td>
<td>Standard</td>
<td>400E, 400E, 500E, 600E</td>
</tr>
<tr>
<td>CPU retry</td>
<td>Standard</td>
<td>All models</td>
</tr>
<tr>
<td>Data streaming</td>
<td>Standard</td>
<td>All models</td>
</tr>
<tr>
<td>Error checking and correction</td>
<td>Standard</td>
<td>All models</td>
</tr>
<tr>
<td>Expanded storage</td>
<td>Optional</td>
<td>All models (except 150)</td>
</tr>
<tr>
<td>High-speed buffer storage</td>
<td>Standard</td>
<td>All models</td>
</tr>
<tr>
<td>I/O error alert</td>
<td>Standard</td>
<td>All models</td>
</tr>
<tr>
<td>I/O power sequence control (for 1st to 64th control unit)</td>
<td>Optional</td>
<td>All models</td>
</tr>
<tr>
<td>I/O power sequence control (for 65th to 128th control unit)</td>
<td>Optional</td>
<td>All models</td>
</tr>
<tr>
<td>I/O power sequence control (for 129th to 192nd control unit)</td>
<td>Optional</td>
<td>280E, 400, 400E, 500E, 600E</td>
</tr>
<tr>
<td>I/O power sequence control (for 193rd to 256th control unit)</td>
<td>Optional</td>
<td>280E, 400, 400E, 500E, 600E</td>
</tr>
<tr>
<td>Processor Resource/Systems Manager</td>
<td>Optional</td>
<td>120E, 150E, 180E, 200E, 280E, 300E, 400E, 500E, 600E</td>
</tr>
</tbody>
</table>

Feature Descriptions

This section describes the features and programming assists of the 3090 Processor Complex. These feature descriptions should be used together with the tables on pages 7-3, 7-5, and 7-6.

Basic Control Mode

Basic control (BC) mode provides a PSW format that is compatible with the PSW format of System/360.
Bimodal Addressing

Bimodal addressing permits 31-bit logical addressing, yet allows users to continue running System/370 problem programs, which use 24-bit logical addresses.

Branch and Save

Branch and save provides the Branch and Save instruction (BAS and BASR).

Byte-Oriented Operand

Byte-oriented operand allows storage operands of most unprivileged instructions to appear on any byte boundary without causing a specification exception and a program interruption. This feature applies to fixed-point, floating-point, and logical operands. It does not apply to instruction addresses, privileged instructions, or channel command words (CCWs).

Channel Indirect Data Addressing

The addresses contained in channel command words (CCWs) in virtual storage must be translated by the system control program before execution. Channel indirect data addressing allows immediately adjacent areas of virtual storage to be mapped into nonadjacent areas of absolute storage.

Channel-Set Switching

Channel-set switching permits program-controlled switching of channel sets between two central processors so that if one central processor fails, either channel set may be assigned to the other central processor.

Note: When operating in a logical partition, an S/370-mode control program is limited to the use of a single channel set.

Channel Subsystem

The 370-XA and ESA/370 dynamic channel subsystems queue I/O requests, select from as many as four channel paths to any I/O device, and handle I/O busy conditions. Thirteen 370-XA and ESA/370 I/O instructions are associated with the channel subsystem.

Models 280E, 400, 400E, 500E, and 600E are configured with a channel subsystem on each side. However, when these models are in a single-image configuration, the two channel subsystems operate as one dynamic channel subsystem.
Channels

All channels can be assigned for block multiplex mode of operation. As many as eight channels in Models 280E, 400, 400E, 500E, and 600E (or four channels in other 3090 models) can be assigned for byte multiplex mode of operation. If the PR/SM feature is installed, as many as 16 channels in Models 280E, 400, 400E, and 500E (or eight channels in other 3090 models) can be assigned for byte multiplex mode of operation. See Appendix B, “Summary of 3090 Model Configurations” on page B-1 for standard and optional channels for each model.

Clear I/O

Clear I/O provides the clear I/O function in a channel when the privileged Clear I/O (CLRIO) instruction is executed. The clear I/O function causes a channel to discontinue its current I/O operation with an addressed I/O device by storing the status of the operation in the channel status word (CSW) and by making the associated subchannel available.

Command Retry

Command retry allows a subchannel to retry a command without causing an I/O interruption. The retry is initiated by a control unit.

Conditional Swapping

Conditional swapping makes available the Compare and Swap (CS) and Compare Double and Swap (CDS) instructions.

Control-Switch Assist

The control-switch assist enhances the functions of the preferred-machine assist by increasing the speed with which interruptions on central processor (CP) owned channels are presented to a preferred virtual machine, and by allowing a preferred virtual machine to access certain control program DIAGNOSE codes. VM/SP HPO Release 3.2 and later support control-switch assist.

CPU Retry

CPU retry automatically examines any instruction when an error occurs during the execution of the instruction. CPU retry usually attempts to reexecute the instruction.
**CPU Timer and Clock Comparator**

The CPU timer of each central processor is a high-resolution timer that causes an interruption whenever its value is negative. The interruption request is allowed by setting bit 21 in control register 0 and the external mask bit in the PSW.

The CPU timer measures central processor elapsed time and causes an interruption at the end of the period that is specified by the program. The timer is decremented when the central processor is executing instructions and during the wait state, but is not decremented when the central processor is in the stopped state. The program can initiate inspection of the CPU timer by using the Store CPU Timer (STPT) instruction and can set the timer to a specific value by using the Set CPU Timer (SPT) instruction. The contents of the CPU timer are reset to 0 by initial CPU reset.

*Note:* When the time-of-day (TOD) clock is in the stopped state or in the error state, the CPU timer is not decremented.

The clock comparator of each central processor provides for an interruption when the TOD clock reaches a value specified by the program. The interruption is allowed when the central processor sets bit 20 in control register 0 and the external mask bit in the PSW.

The format of the clock comparator is the same as that of the TOD clock. A clock-comparator interruption is an external interruption. The program can initiate inspection of the clock comparator by using the Store Clock Comparator (STCKC) instruction and can set it by using the Set Clock Comparator (SCKC) instruction. The contents of the clock comparator are reset to 0 by an initial CPU reset.

*Note:* When the TOD clock is in the stopped state or in the error state, the clock comparator is not operating.

**Data Streaming**

Data streaming is available on all block-multiplexer channels. It permits higher data rates (as many as 4.5 megabytes per second, depending on the control units attached) and longer cable lengths. Data streaming is initiated by the control unit. The channel subsystem permits the intermixed attachment of data-streaming and non-data-streaming devices on the same channel.

**Error Checking and Correction**

Data paths between expanded storage (if installed) and central storage, and between central storage and the channels and central processors are checked using either parity or error checking and correction.

Error checking and correction (ECC) code bits are stored with the data in the central storage and in the expanded storage data arrays. ECC codes apply to data stored in and fetched from central storage and expanded...
storage; single-bit and multiple-bit error detection are performed in both central storage and expanded storage. Single-bit error correction takes place in central storage while both single-bit and double-bit error correction take place in expanded storage.

**Expanded Storage**

Expanded storage is an optional high-speed, high-capacity storage that transfers 4K-byte pages to and from central storage. See “Optional Machines and Features” on page 2-4 for the expanded storage available for the 3090 models.

**Extended-Precision Divide**

Extended-precision divide provides the Divide (DXR) instruction for extended-precision floating-point operands.

**Extended-Precision Floating Point**

Extended-precision floating point provides seven floating-point instructions that use the extended-precision format (a signed 7-bit characteristic and a 28-digit fraction).

**Extended Real Addressing**

Extended real addressing permits the addressing of real storage in excess of 16M bytes. The system control program uses extended real addressing for locating user programs and portions of the system control program in central storage at real addresses to 64M bytes. Extended real addressing does not affect virtual addressability, which may not exceed 16M bytes.

**Fast Release**

Fast release provides the start-I/O-fast-release function on a channel when the Start I/O Fast Release (SI0F) instruction is executed. This function provides for early release of the central processor that executes the instruction. Fast release occurs before the device-selection procedure is completed, thereby reducing the central processor delay associated with the operation.

**Floating Point**

Floating point provides the floating-point instructions and the floating-point registers. In System/370, floating point combined with the commercial instruction set is sometimes referred to as the System/370 universal instruction set.
Halt Device

Using the privileged Halt Device (HDV) instruction, the halt-device function signals the addressed I/O device to terminate its current I/O operation.

High-Speed Buffer Storage

High-speed buffer storage in each central processor satisfies many storage fetch requests, making the effective storage access time much shorter than the actual central storage cycle time. For more information, see “Buffer Control Element” on page 3-6.

Incorrect-Length-Indication-Suppression Facility

For format-1 channel programs, the incorrect-length-indication-suppression facility provides the incorrect-length-indication mode. The incorrect-length-indication-suppression facility includes the incorrect-length-suppression-mode control, bit 24 of word 1 of the operation request block (ORB).

Interpretive Execution

The interpretive execution facility is used by VM/XA SF and VM/XA SP and provides hardware support for several areas of virtual machine operation, such as interval timer operation, prefixing, address translation, and privileged instruction handling. This facility provides the Start Interpretive Execution (SIE) instruction (with interception format 2 installed), which is used to dispatch all virtual machines.

Interval Timer

The interval timer of each central processor provides external interruptions on a program-controlled basis. The value stored at a specified storage location is automatically decremented by 1 in bit position 23 every 3.33 milliseconds. The program receives an external interruption request when the interval timer decrements from 0 to a negative value. (Bit 7 of the PSW and bit 24 of control register 0 must be on.) The range of the interval timer is approximately 15.5 hours.

Note: When the TOD clock of a central processor is in the stopped or error state, the interval timer is not operating.

I/O Error Alert

I/O error alert permits a channel to be alerted when a malfunction affects the ability of a control unit to continue operating.
I/O Power Sequence Control

The 3097 Model 1 provides I/O power sequence control for any 3090 Processor Complex model; the 3097 Model 2 does not provide power sequence control. One I/O power sequence control on the 3097 Model 1 directs the sequence of power on or off for 64 control units. An option is available to extend the power sequence to 64 additional (128 total) control units.

The 3090 Models 280E, 400, 400E, 500E, and 600E require two 3097 Power and Coolant Distribution Units. If both 3097s are Model 1, power sequence control is available for 128, 192, or 256 control units.

Key-Controlled Storage Protection

Key-controlled storage protection prevents unauthorized access to information in central storage. Key-controlled storage protection includes both store protection and fetch protection. If store protection is violated, data is not stored into the protected area; if fetch protection is violated, data is not retrieved from the protected area. When a violation is recognized, a program interruption occurs. See “Central Storage” on page 3-8 for more information.

Limited Channel Logout

Limited channel logout provides 4 bytes of channel status information for model-independent recovery from channel errors.

Monitoring

Monitoring provides a means of selectively recording designated events in the execution of a program. This facility is implemented by the Monitor Call (MC) instruction.

Processor Resource/Systems Manager

The Processor Resource/Systems Manager (PR/SM) feature provides additional byte-multiplexer channel capability, enables logical partitioning of the processor complex, and supports the VM/XA System Product Enhancement for Multiple Preferred Guests.

Additional Byte-Multiplexer Channels

The PR/SM feature provides four additional byte-multiplexer-capable channels for 3090 Models 120E, 150E, 180E, 200E, and 300E, and eight additional byte-multiplexer-capable channels (four on each side) for 3090 Models 280E, 400E, 500E, and 600E.
Logical Partitioning

When the PR/SM feature is installed, the 3090 Processor Complex (or side of a physically partitioned 3090 Processor Complex) can be initialized for logically partitioned operation. See “Optional Logically Partitioned Operating Mode” on page 1-8 for more information.

Multiple High Performance Guests

The PR/SM feature is a prerequisite for support of the VM/XA System Product Enhancement for Multiple Preferred Guests. It allows the support of multiple high-performance guests running concurrent with other virtual machines. In addition to the V=R preferred guest virtual machine, as many as three V=F preferred guests are supported. The PR/SM feature supports devices dedicated to V=R and V=F guests. VMA, under SIE, supports V=R and V=F VM/SP and VM/SP HPO guests.

Multiprocessing

The multiprocessing feature permits a multiprocessing configuration. Multiprocessing provides CPU address identification, CPU signaling and response, prefixing, shared main storage, and TOD clock synchronization. See Appendix B, “Summary of 3090 Model Configurations” on page B-1 for the number of CPs for each model.

CPU Address Identification

CPU address identification provides an address by which each of the central processors can be identified by the Signal Processor (SIGP) instruction. It also provides new external interruption conditions and the Store CPU Address (STAP) instruction by which the system control program can determine the address of a central processor. See “CPU ID” on page 3-2.

CPU Signaling and Response

CPU signaling and response provides for communication among the central processors. This feature provides the Signal Processor (SIGP) instruction and the mechanism to interpret and to act on several order codes, such as sense, stop, and restart.

Prefixing

For each central processor, prefixing provides a means of assigning real addresses 0 through 4095 to different 4K-byte blocks of central storage. One area of central storage (represented by a single contiguous range of absolute addresses) is assigned to each central processor.
Shared Main Storage

Shared main storage permits all central processors to have access to common main storage locations.

TOD Clock Synchronization

TOD clock synchronization provides a uniform appearance to a clock synchronization program in all 3090 Processor Complexes, allowing the program to be independent of the actual number of TOD clocks and central processors in a configuration. It includes a TOD clock synchronization control bit in control register 0.

Page Protection

Page protection provides protection against improper storing by controlling access to virtual storage by using the page protection bit in each page table entry.

Preferred Machine Assist

Preferred machine assist permits a single MVS/SP virtual-equals-real (V = R) virtual machine operating under VM/SP HPO to operate with a minimum of simulated instruction execution. This allows the MVS/SP virtual machine to achieve near basic performance. With preferred machine assist, any MVS/SP release that supports more than 16M bytes of real storage can use real storage above 16M bytes when MVS/SP is operating as a V = R virtual machine.

PSW-Key Handling

PSW-key handling provides the Set PSW Key from Address (SPKA) and Insert PSW Key (IPK) instructions.

Recovery Extensions

Recovery extensions consist of:

- The clear channel function in a channel, which can be used to perform an I/O system reset in a channel when the Clear Channel (CLRCH) instruction is executed.

- Machine-check extensions, which include a machine-check external damage-code validity bit and provide a detailed indication of the cause of external damage.

- Limited channel logout extensions, which consist of two additional logout bits, to indicate whether the I/O interface is operative and whether the logout is valid.
**Segment Protection**

Segment protection provides protection against improper storing by controlling access to virtual storage by using the segment protection bit in each segment-table entry.

**Service Signal**

Service signal provides an external interruption that is used by the 3092 Processor Controller to signal information to the system control program.

**SIE Assist**

The Start Interpretive Execution (SIE) assist improves the performance of a $V=R$ preferred guest that is running under VM/XA SF or VM/XA SP. Certain I/O instructions and associated I/O interruptions can be handled in the interpretive execution mode for S/370, 370-XA, and ESA/370 guests if they are associated with devices dedicated to the guest.

*Note:* The PR/SM feature provides a similar performance improvement for both $V=R$ and $V=F$ guests when used with the VM/XA SP Enhancement for Multiple Preferred Guests.

**Sorting Instructions**

Sorting instructions are used by the IBM Program Product DFSORT (Data Facility Sort), Release 7 and later, running under MVS/SP Versions 2 and 3. The sorting instructions are used when sorting fixed-length records using the block-set sorting technique by the program DFSORT (Release 7 and later).

**Storage Key Instruction Extensions**

The storage key instruction extensions provide the Set Storage Key Extended (SSKE), Insert Storage Key Extended (ISKE), and Reset Reference Bit Extended (RRBE) instructions, which provide 31-bit addresses and operate on the storage key associated with each 4K-byte block of storage.

**Storage Key Instructions**

The storage key instructions Set Storage Key (SSK) and Insert Storage Key (ISK) allow initialization and inspection of the storage key associated with each block of storage that is available in the configuration.
**Storage-Key 4K-Byte Block**

Storage-key 4K-byte block allows a single key to be associated with each 4K-byte block of storage and, in S/370 mode, provides the storage-key exception control bit in control register 0.

**System/370 Extended Facility**

The non-MVS-dependent portion of the System/370 extended facility consists of:

- Low-address protection, which improves system integrity by providing special protection for storage (at fixed storage addresses 0 through 511) that is vital to the system control program.
- Invalidate Page Table Entry (IPTE) instruction and the common-segment bit, which increase the efficiency of dynamic address translation.
- Test Protection (TPROT) instruction, which performs tests for potential protection violations without causing program interruptions or protection exceptions.

The MVS-dependent portion of the System/370 extended facility consists of:

- Supervisor Call (SVC) Assist instruction, which improves central processor performance by reducing the time needed to enter MVS supervisory services
- Fix Page instruction, Add FRR (Add Functional Recovery Routine) instruction, six tracing instructions, and four lock-handling instructions, which improve central processor performance

**System/370 I/O Instructions**

The I/O instructions used in S/370 mode are:

- Clear Channel (CLRCH)
- Clear I/O (CLRIO)
- Halt Device (HDV)
- Halt I/O (HIO)
- Resume I/O (RIO)
- Start I/O (SIO)
- Start I/O Fast Release (SIOF)
- Store Channel ID (STIDC)
- Test Channel (TCH)
- Test I/O (TIO)
**Test Block**

Test block provides the Test Block (TB) instruction for testing the usability of a 4K-byte block of central storage.

**Time-of-Day Clock**

The time-of-day (TOD) clock for each central processor provides a consistent measurement of elapsed time that can be used for indicating the time of day. The TOD clock for each central processor is initialized by the Set Clock (SCK) instruction by a central processor.

- Bit 51 increments at 1-microsecond intervals.
- Bits 52-55 are monotonic to ensure 1-microsecond counting in bit 51.
- Bits 61-63 contain the central processor address.

**Tracing**

Tracing provides three aids for problem-program analysis:

- Address-space-number (ASN) tracing
- Branch tracing
- Explicit tracing

**Translation**

Translation includes the following features:

- Dynamic address translation
- Extended control (EC) mode
- Program-event recording (PER)
- Set-system-mask suppression
- Store status

As part of these features, translation also provides the following instructions:

- Load Read Address (LRA)
- Purge Translation Lookaside Buffer (PTLB)
- Reset Reference Bit (RRB)
- Store Then AND System Mask (STNSM)
Dynamic Address Translation

Dynamic address translation (DAT) provides hardware translation of virtual addresses to real addresses during program execution. DAT supports real storage sizes according to the amount of storage available for each 3090 model. In S/370 mode, DAT supports as much as 64M bytes of real storage.

The 3090 uses 4K-byte pages and either 64K-byte segments or 1M-byte segments. S/370 mode uses both the 64K-byte and 1M-byte segment sizes; 370-XA and ESA/370 modes use only the 1M-byte segment size. An S/370 guest virtual machine under control of interpretive execution can use both segment sizes.

Extended Control Mode

When the 3090 operates in extended control (EC) mode, virtual storage and high-speed DAT are available.

Program-Event Recording

Program-event recording (PER) aids in debugging programs. During program execution, PER can monitor the following actions:

- Successful branches
- Alteration of general registers
- Instruction fetches from a specified storage area
- Alteration of a specified storage area

Set-System-Mask Suppression

Set-system-mask suppression permits suppression of execution of the Set System Mask (SSM) instruction and provides the special-operation program interruption code.

Store Status

Store status is an operator-initiated function that places the contents of the current PSW and the program-addressable registers in permanently assigned locations within the first 512 bytes of absolute storage. Store status also includes a non-initializing manual reset function.

Vector Facility Feature

The vector facility feature is optional for each central processor in the 3090 Processor Complex. Central processors with the optional vector facility feature provide significantly increased levels of performance for many compute-intensive engineering and scientific applications. The section size is 128 and the partial-sum number is 4. For more information, see "Vector Facility Feature" on page 3-6 and IBM System/370 Vector Operations.
Virtual-Machine Assist

Virtual-machine assist (VMA), which is an assist for VM/SP, directly executes certain privileged virtual-machine instructions and validates page-table entries in the shadow tables. VMA improves performance on virtual-storage system operation under VM/SP by reducing the amount of time VM/SP spends in the real supervisor state. The reduction is achieved by emulation (instead of software simulation) of certain privileged operation codes used by the virtual-storage (guest) control program. Except on the 3090 Models 150, 180, 200, and 400, an interpretively-executed S/370-mode guest virtual machine also can benefit from the advantages offered by VMA.

VM Assists for the CPU Timer

VM assists for the CPU timer permit a central processor to execute directly the Set CPU Timer (SPT) and Store CPU Timer (STPT) instructions for a virtual machine operating under VM/SP.

3033 Extension

The 3033 extension provides the following facilities to the 3090:

- Dual-address space
- Start-I/O-fast queuing
- Suspend and resume

All three facilities are supported in S/370 mode by MVS/SP Version 1 Release 3; dual-address space is supported in 370-XA and ESA/370 modes by MVS/SP Version 2, and in ESA/370 mode by MVS/SP Version 3.

Dual-Address Space

Dual-address space aids communication between virtual address spaces. It provides:

- Twelve additional instructions
- Two address spaces for immediate use by a program
- A means of changing to other virtual address spaces
- A table-based subroutine linkage
- The use of multiple access keys for key-controlled protection by problem programs
- Aids for problem-program analysis (S/370 mode only)

In 370-XA and ESA/370 modes, the tracing facility provides an alternative set of aids.
Start-I/O-Fast Queuing

Start-I/O-fast queuing allows a Start I/O Fast Release (SIOF) instruction to complete execution independent of device selection or a channel-busy condition. Control unit or device busy conditions encountered before execution of a SIOF instruction cause the I/O operation to remain pending until facilities are available for initiation of the operation at the device.

Suspend and Resume

Suspend and resume provides:

- The suspend flag in the channel command word (CCW), which indicates that execution of a channel program is to be suspended
- A channel address word (CAW) bit that controls whether the suspend flag of the CCW should cause suspension of execution of a channel program
- A channel status word (CSW) bit that indicates that execution of a channel program has been suspended
- The Resume I/O (RIO) instruction, which causes the execution of a suspended channel program to be resumed

31-Bit Indirect Data Address Word

The 31-bit indirect data address word (IDAW) extends the size of the address field in IDAWs to 31 bits.

31-Bit Real Addressing

Thirty-one bit real addressing ensures that certain fields contain 31-bit real addresses regardless of the setting of the addressing-mode control bits in the PSW.
Appendix A. 3090 Architectural Deviations

The following information describes 3090 architectural deviations from the *IBM System/370 Principles of Operation*, the *IBM System/370 Extended Architecture Principles of Operation*, and the *IBM Enterprise Systems Architecture/370 Principles of Operation*.

Concurrent Indication of PER Events with Operand-Access Exception

Storage alteration PER events may be indicated by the 3090 for execution of the instructions Edit, Edit and Mark, and Translate, even though an operand-access exception is encountered that nullifies or suppresses instruction execution.

Protection Violation Instead of Delayed Access Exception

The S/370, 370-XA, and ESA/370 Principles of Operation permit considerable extent of unpredictability when a valid and attached dynamic address translation (DAT) table entry is changed and the entry is used for translation before the translation lookaside buffer (TLB) is cleared of copies of that entry. The definition permits changes to all of those result fields that are not protected. Changes can occur, for example, to the condition code, to operands due to be changed in registers, and to those portions of the operands due to be changed in storage for which no access exception exists.

The 3090 deviates from the architecture in that:

Protection exceptions due to key-controlled protection, page protection, and segment protection that occur after the initial pretest are ignored, the storing for a store-type reference takes place, and no interruption occurs.

Fetch Protection Ignored

In certain situations when the fetch-protection-override control (bit 6 of control register 0) is 1 during operation in 370-XA or ESA/370 mode, fetch protection is ignored for locations at effective addresses 2048 through 2302.
### Appendix B. Summary of 3090 Model Configurations

<table>
<thead>
<tr>
<th>Item</th>
<th>Model</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>120E</td>
</tr>
<tr>
<td>Machine Cycle Time:</td>
<td></td>
</tr>
<tr>
<td>18.5 ns</td>
<td>Std</td>
</tr>
<tr>
<td>17.75 ns</td>
<td>-</td>
</tr>
<tr>
<td>17.2 ns</td>
<td>-</td>
</tr>
<tr>
<td>Central Processor:</td>
<td></td>
</tr>
<tr>
<td>CP0</td>
<td>-</td>
</tr>
<tr>
<td>CP1</td>
<td>Std</td>
</tr>
<tr>
<td>CP2</td>
<td>-</td>
</tr>
<tr>
<td>CP3</td>
<td>-</td>
</tr>
<tr>
<td>CP4</td>
<td>-</td>
</tr>
<tr>
<td>CP5</td>
<td>-</td>
</tr>
<tr>
<td>System Control Element:</td>
<td></td>
</tr>
<tr>
<td>SCE0</td>
<td>Std</td>
</tr>
<tr>
<td>SCE1</td>
<td>-</td>
</tr>
<tr>
<td>Channel Subsystem:</td>
<td></td>
</tr>
<tr>
<td>CSS0</td>
<td>Std</td>
</tr>
<tr>
<td>CSS1</td>
<td>-</td>
</tr>
<tr>
<td>Vector Facility:</td>
<td></td>
</tr>
<tr>
<td>VE0</td>
<td>-</td>
</tr>
<tr>
<td>VE2</td>
<td>-</td>
</tr>
<tr>
<td>VE3</td>
<td>-</td>
</tr>
<tr>
<td>VE4</td>
<td>-</td>
</tr>
<tr>
<td>VE5</td>
<td>-</td>
</tr>
<tr>
<td>Central Storage:</td>
<td></td>
</tr>
<tr>
<td>32M bytes</td>
<td>Std</td>
</tr>
<tr>
<td>64M bytes</td>
<td>-</td>
</tr>
<tr>
<td>(32M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>128M bytes</td>
<td>-</td>
</tr>
<tr>
<td>128M bytes</td>
<td>-</td>
</tr>
<tr>
<td>(64M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>256M bytes</td>
<td>-</td>
</tr>
<tr>
<td>(128M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>Item</td>
<td>120E</td>
</tr>
<tr>
<td>-----------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Expanded Storage:</td>
<td></td>
</tr>
<tr>
<td>64M bytes</td>
<td>Opt</td>
</tr>
<tr>
<td>(64M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>192M bytes</td>
<td></td>
</tr>
<tr>
<td>256M bytes</td>
<td></td>
</tr>
<tr>
<td>(128M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>384M bytes</td>
<td></td>
</tr>
<tr>
<td>(192M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>512M bytes</td>
<td></td>
</tr>
<tr>
<td>(256M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>1024M bytes</td>
<td></td>
</tr>
<tr>
<td>(512M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>2048M bytes</td>
<td></td>
</tr>
<tr>
<td>(1024M bytes/side)</td>
<td></td>
</tr>
<tr>
<td>Item</td>
<td>120E</td>
</tr>
<tr>
<td>---------------------</td>
<td>------</td>
</tr>
<tr>
<td>Channels:</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Std</td>
</tr>
<tr>
<td>24</td>
<td>Opt</td>
</tr>
<tr>
<td>32</td>
<td></td>
</tr>
<tr>
<td>32 (16/side)</td>
<td></td>
</tr>
<tr>
<td>48</td>
<td></td>
</tr>
<tr>
<td>48 (24/side)</td>
<td></td>
</tr>
<tr>
<td>64</td>
<td></td>
</tr>
<tr>
<td>64 (32/side)</td>
<td></td>
</tr>
<tr>
<td>80 (40/side)</td>
<td></td>
</tr>
<tr>
<td>128 (64/side)</td>
<td></td>
</tr>
<tr>
<td>Processor Units:</td>
<td></td>
</tr>
<tr>
<td>3090</td>
<td>Req</td>
</tr>
<tr>
<td>Processor Controller:</td>
<td>3092 Model 1</td>
</tr>
<tr>
<td></td>
<td>3092 Model 2</td>
</tr>
<tr>
<td></td>
<td>3092 Model 3</td>
</tr>
<tr>
<td>Displays:</td>
<td></td>
</tr>
<tr>
<td>(IBM 3180 Display Station Model 140, IBM 3206 Display Station Model 100, or equivalent)</td>
<td></td>
</tr>
<tr>
<td>First Display</td>
<td></td>
</tr>
<tr>
<td>Second Display</td>
<td></td>
</tr>
<tr>
<td>Third Display</td>
<td></td>
</tr>
<tr>
<td>Fourth Display</td>
<td></td>
</tr>
<tr>
<td>Fifth Display</td>
<td></td>
</tr>
<tr>
<td>Sixth Display</td>
<td></td>
</tr>
<tr>
<td>Printers:</td>
<td></td>
</tr>
<tr>
<td>(IBM 3287 Printer Model 1 or 2, or IBM 4224 Printer Model 201 or 202, or equivalent)</td>
<td></td>
</tr>
<tr>
<td>First Printer</td>
<td></td>
</tr>
<tr>
<td>Second Printer</td>
<td></td>
</tr>
<tr>
<td>Direct Access Storage Device:</td>
<td>(IBM 3370 Model A2 with String-Switch Feature, or equivalent)</td>
</tr>
<tr>
<td>First 3370</td>
<td>Req</td>
</tr>
<tr>
<td>Second 3370</td>
<td>-</td>
</tr>
<tr>
<td>Magnetic Tape Subsystem: (see Note)</td>
<td>(IBM 3420, 3422, or 3480, or equivalent)</td>
</tr>
<tr>
<td>Tape Subsystem</td>
<td>Req</td>
</tr>
<tr>
<td>Item</td>
<td>120E</td>
</tr>
<tr>
<td>---------------------------</td>
<td>------</td>
</tr>
<tr>
<td><strong>Modems:</strong></td>
<td></td>
</tr>
<tr>
<td>(3864 Model 2 with automatic calling unit feature, or equivalent)</td>
<td></td>
</tr>
<tr>
<td>First Modem</td>
<td>Req</td>
</tr>
<tr>
<td>Second Modem</td>
<td>-</td>
</tr>
<tr>
<td><strong>Power and Coolant Distribution Units:</strong></td>
<td></td>
</tr>
<tr>
<td>(IBM 3097 PCDU Model 1 or 2)</td>
<td></td>
</tr>
<tr>
<td>First 3097</td>
<td>Req</td>
</tr>
<tr>
<td>Second 3097</td>
<td>-</td>
</tr>
<tr>
<td><strong>Power Units:</strong></td>
<td></td>
</tr>
<tr>
<td>(IBM 3089 Power Unit Model 3, or other 400-Hz power source)</td>
<td></td>
</tr>
<tr>
<td>First 3089</td>
<td>Req</td>
</tr>
<tr>
<td>Second 3089</td>
<td>-</td>
</tr>
<tr>
<td>Third 3089</td>
<td>-</td>
</tr>
<tr>
<td>Fourth 3089</td>
<td>-</td>
</tr>
</tbody>
</table>

B-4  3090 Functional Characteristics
* Two 3089 Power Units are required if the processor complex has both a vector facility feature and more than 128M bytes of expanded storage; otherwise, one 3089 Power Unit is required.

** Four 3089 Power Units are required if the processor complex has two vector facility features and more than 256M bytes of expanded storage; three 3089 Power Units are required if the processor complex has one vector facility feature and more than 256M bytes of expanded storage; otherwise, two 3089 Power Units are required.

@ String-switch feature is not required.

Note:

The 3090 Processor Complex requires access to one of the following:

- A path to one IBM 3803 Tape Control Unit Model 2 (or equivalent). The tape control unit must have an IBM 3420 Magnetic Tape Unit Model 4, 6, or 8 or an equivalent 6250 bit-per-inch tape drive with a maximum data rate of 1.25 megabytes per second. A 3090 Model 280E, 400, 400E, 500E, or 600E requires access to two channel paths to the tape control unit.

- A path to an IBM 3422 Magnetic Tape Subsystem (or equivalent). A 3090 Model 280E, 400, 400E, 500E, or 600E requires access to two channel paths to the magnetic tape subsystem.

- A path to an IBM 3480 Magnetic Tape Unit Model B11 or Model B22 (or equivalent). A 3090 Model 280E, 400, 400E, 500E, or 600E requires access to two channel paths to the magnetic tape subsystem.

Legend:

| CP  | Central processor          |
| CSS | Channel subsystem          |
| Opt | Optional                   |
| PCDU| Power and coolant distribution unit |
| Req | Required                   |
| SCE | System control element     |
| Std | Standard                   |
| VE  | Vector                     |
| -   | Not available              |
Glossary of Terms and Abbreviations

See the Index or the IBM Dictionary of Computing, SC20-1699, for terms that do not appear in this glossary.

abend. Abnormal end of task or of processing.

acronym. A special type of abbreviation in which the characters chosen to abbreviate the word or words deliberately spell a word (as in RAM, COBOL, or BASIC).

Add FRR. Add Functional Recovery Routine instruction.

address. An identification of a storage location or an I/O device.

address translation. See dynamic address translation.

analysis routine (AR). A routine that uses error records to indicate the field-replaceable unit (FRU) or FRU group that probably caused the error.

AR. Analysis routine.

ASN. Address space number.

auto-vectoring. Occurs when VS FORTRAN Version 2 source code is automatically compiled to contain object code with vector instructions.

BAS. Branch and Save instruction.

BASR. Branch and Save instruction.

BC. Basic control mode.

BCE. Buffer control element.

bit. Binary digit.

BOC. Battery-operated clock.

bpi. Bits per inch.

cache. A high-speed buffer.

CAW. Channel address word (S/370).

CC. Condition code.

CCC. Channel control check.

CCE. Channel control element.

CCW. Channel command word.

CDC. Channel data check.

CDS. Compare Double and Swap instruction.

central storage. Includes both main storage (programs and data) and the hardware system area (not addressable by programming). Available to the channel subsystem and all central processors.

channel. Each channel in the channel subsystem controls an I/O interface between the channel control element and the attached control units.

channel control element (CCE). The channel control element in the channel subsystem.

channel subsystem (CSS). The channel subsystem is responsible for all I/O operations.

CHE. Channel element.

CHN. Channel.

CHPID. Channel path identifier.

CLRCH. Clear Channel (S/370 I/O instruction).

CLRIO. Clear I/O (S/370 I/O instruction).

compute intensive. Characterized by high central processor utilization.

console. A logical device that is used for communication between the user and the system. See display station, monitor consoles, operator console, programming support console, service console, system console.

control, operator. Any control (hardware or microcode) that can be used to communicate with the processor complex. Controls can include switches, pushbuttons, function keys, commands, and display frames.

CP. Central processor.

CPU. Central processing unit.

CRW. Channel report word (370-XA and ESA/370).

CS. Compare and Swap instruction.

CSCH. Clear Subchannel (370-XA and ESA/370 I/O instruction).
CSE. Control storage element (CP).

CSS. Channel subsystem.

CSW. Channel status word.

CTCA. Channel-to-channel adapter.

CU. Control unit.

DACB. Device address control block.

DAS. Dual-address space.

DASD. Direct-access storage device.

DAT. Dynamic address translation.

display station. A physical device that can be used as multiple logical consoles. See console.

DXR. Divide instruction.

dyadic processor. A two-way multiprocessor that uses two central processors for instruction execution while sharing central storage and channels.

dynamic address translation (DAT). The conversion of virtual addresses to real addresses immediately before the address is used, allowing the use of virtual addresses in instructions and commands.

EC. Extended control mode.

ECC. Error checking and correction.

ECL. Emitter-coupled logic.

ECW. Extended control word (370-XA and ESA/370).

EE. Execution element (CP).

element. A major part of a component (for example, the buffer control element) or a major part of the processor complex (for example, the system control element).

error checking and correction (ECC). Hardware that automatically corrects all single-bit errors and detects all double-bit errors and most triple-bit errors.


ESL. Engineering and Scientific Subroutine Library.

ESW. Extended status word (370-XA and ESA/370).

expanded storage. Optional integrated high-speed storage that transfers 4K-byte pages to and from central storage.

facility. Hardware and software that provide useful capabilities for humans (as in an operator facility or a maintenance service facility).

FCC. Federal Communications Commission.

FP. Floating point.

FPR. Floating-point register.

FRR. Functional recovery routine.

FRU. Field-replaceable unit.

ft. (1) Foot. (2) Feet.

G-byte. 1,073,741,824 bytes.

gigabyte. 1,073,741,824 bytes.

GR. General register (CP).

guest. In interpretive execution mode, the interpreted or virtual machine as opposed to the real machine (host).

hardware system area (HSA). A logical area of central storage that is used to store microcode, instructions, and control information (not addressable by application programs).

HDV. Halt Device instruction (S/370).

hex. Hexadecimal.

high-speed buffer. A 64K-byte cache (one for each central processor).

HIO. Halt I/O (S/370 I/O instruction).

host. In interpretive execution mode, the real machine as opposed to the virtual or interpreted machine (the guest).

HSA. Hardware system area.

HSCH. Halt Subchannel (370-XA and ESA/370 I/O instruction).

ID. (1) Identifier. (2) Identification.

IDA W. Indirect data address word.

IE. Instruction element.

IFCC. Interface control check.

IML. Initial microprogram load.
initialization. To set counters, switches, addresses, latches, or storage contents to 0 or to other starting values at the beginning of, or at the prescribed points in, a computer program or process.

I/O. Input/output.

I/O Configuration Program (IOCP). Defines for the central processors all of the I/O devices and all of the available channel paths.

I/O interface. The I/O interface connects channels and control units for the exchange of signals and data.

IOCDS. I/O configuration data set.

IOCP. I/O Configuration Program.

IOPD. (1) I/O problem determination. (2) I/O Problem Determination frame.

IOTA. Input/output transaction area.

IPK. Insert PSW Key instruction.

IPL. Initial program load.

IPTE. Invalidate Page Table Entry instruction.

ISK. Insert Storage Key instruction.

ISKE. Insert Storage Key Extended instruction.

K-byte. 1024 bytes.

kilobyte. 1024 bytes.

LCL. Limited channel logout (S/370).

LCU. Logical control unit (370-XA and ESA/370).

limited channel logout (LCL). An error record containing detailed information about an error affecting an I/O operation.

logout. Log data that has been collected, formatted, and recorded.

LPAR. Logically partitioned.

LRA. Load Read Address instruction.

M-byte. 1 048 576 bytes.

MC. Monitor Call instruction.

MCCU. IBM 3088 Multisystem Channel Communication Unit.

MCIC. Machine-check interruption code.

megabyte. 1 048 576 bytes.

MHz. Megahertz.

microsecond (µs). One millionth of a second.

modem. Modulator-demodulator.

monitor consoles. Optional logical displays that are used to monitor the service or system consoles. Each monitor console can be assigned to any of the physical displays attached to the 3092.

µs. Microsecond.

MSCH. Modify Subchannel (370-XA and ESA/370 I/O instruction).

MTF. Multitasking facility.

multiplexing. The ability of the channel and the device to disconnect and reconnect during an operation.

MVS/370. MVS/SP Version 1.

MVS/SP. Multiple Virtual Storage/System Product.

MVS/XA. MVS/SP Version 2.

nanosecond (ns). One thousandth of a microsecond.

ns. Nanosecond.

operator console. A required display that is channel attached to the processor unit to provide communication with the system control program.

operator control. Any control (hardware or microcode) that can be used to communicate with the processor complex. Controls can include switches, pushbuttons, function keys, commands, and frames.

ORB. Operation request block.

PA. Problem analysis.

PCDU. Power and coolant distribution unit.

PER. Program-event recording.

port. An access point for data entry or exit.

processor complex. A configuration comprising the:

- Processor unit
- Processor controller
- System display
- Service display
- Power and coolant distribution unit
• Power units
processor controller. Provides support and diagnostic functions for the central processors.

processor storage. The combination of central storage and expanded storage provided by a 3090 Processor Unit.

program mode console. Logical device that can be assigned to any of the physical displays attached to the 3092 Processor Controller.

| PR/SM. Processor Resource/Systems Manager. |
| PSW. Program status word. |
| PTLB. Purge Translation Lookaside Buffer instruction. |
| RAS. Reliability, availability, and serviceability. |
| RIO. Resume I/O (S/370 I/O instruction). |
| RPQ. Request for price quotation. |
| RRB. Reset Reference Bit instruction. |
| RRBE. Reset Reference Bit Extended instruction. |
| RSCH. Resume Subchannel (370-XA and ESA/370 I/O instruction). |
| RSF. Remote support facility. |
| SAD. System activity display. |
| SCE. System control element. |
| SCH. Subchannel. |
| SCK. Set Clock instruction. |
| SCKC. Set Clock Comparator instruction. |
| SCP. System control program. |

service console. A logical device used by service personnel to maintain the processor complex and to isolate failing field-replaceable units.

| service support display. An IBM 3180 Display Station Model 140 or IBM 3206 Display Station Model 100 attached to a port of the processor controller, and that can be switched to a control unit on a channel of the 3090 Processor Complex for online test program use. |
| SIE. Start Interpretive Execution (370-XA and ESA/370 instruction). |
| SIGP. Signal Processor instruction. |
| single channel service (SCS). The capability of running diagnostic tests on a single channel while the other channels are being used by the customer. |
| SIO. Start I/O (S/370 I/O instruction). |
| SIOF. Start I/O Fast Release (S/370 I/O instruction). |
| SPKA. Set PSW Key from Address instruction. |
| SPT. Set CPU Timer instruction. |
| SSCH. Start Subchannel (370-XA and ESA/370 I/O instruction). |
| SSK. Set Storage Key instruction. |
| SSKE. Set Storage Key Extended instruction. |
| SSM. Set System Mask instruction. |
| STAP. Store CPU Address instruction. |
| STCKC. Store Clock Comparator instruction. |
| STCPS. Store Channel Path Status (370-XA or ESA/370 I/O instruction). |
| STCRW. Store Channel Report Word (370-XA or ESA/370 I/O instruction). |
| std. Standard. |
| STIDC. Store Channel ID (S/370 I/O instruction). |
| STIDP. Store CPU ID instruction. |
| STNSM. Store Then AND System Mask instruction. |
| storage key. A control field associated with a defined block of storage that protects that block of storage from unauthorized access and change. |
| STOSM. Store Then OR System Mask instruction. |
| STPT. Store CPU Timer instruction. |
| subchannel. The channel subsystem facilities required for sustaining a single I/O operation. |
| SVC. Supervisor Call instruction. |
| system. The processor complex and its attached and configured I/O and communication devices. |
system console. A logical device used for the operation and control of hardware functions (for example, IPL, alter or display, and reconfiguration).

system control element (SCE). Handles the transfer of data and control information associated with storage requests between the elements of the processor complex.

system display. A required 3180 or 3206 Display Station that is attached to a port of the 3092 Processor Controller.

TB. Test Block instruction.

TCH. Test Channel (S/370 I/O instruction).

TCM. Thermal conduction module.

thermal conduction module (TCM). A field-replaceable unit containing multiple logic chips.

TIO. Test I/O (S/370 I/O instruction).

TLB. Translation lookaside buffer. (Directory lookaside table in the CP.)

TOD. Time of day.

TPF. Transaction Processing Facility.

TPROT. Test Protection instruction.

triadic processor. A three-way multiprocessor that uses three central processors for instruction execution while sharing central storage and channels.

TSCH. Test Subchannel (370-XA or ESA/370 I/O instruction).

TTL. Transistor-to-transistor logic.

UCW. Unit control word.

V = F. Virtual equals fixed.

V = R. Virtual equals real.

V = V. Virtual equals virtual.

vector facility feature. An optional feature for each central processor of the 3090 Processor Complex that provides the central processor with significantly increased levels of performance for many compute-intensive engineering and scientific applications.

VF. Vector facility feature.

VMA. Virtual-machine assist.

VM/SP. Virtual Machine/System Product.

VM/SP HPO. Virtual Machine/System Product High Performance Option.

VM/XA. Virtual machine/extended architecture.


VM/XA SP. Virtual Machine/Extended Architecture System Product.

VSE. Virtual storage extended.

370-XA. System/370 extended architecture.
This page is intentionally left blank.
The following publications provide additional information about 3090 Processor Complex functions and operations:

- **GA22-6974** IBM System/360 and System/370 I/O Interface Channel to Control Unit Original Equipment Manufacturers’ Information
- **GA22-7000** IBM System/370 Principles of Operation
- **GA22-7002** IBM System/370 Input/Output Configurator
- **SA22-7085** IBM System/370 Extended Architecture Principles of Operation
- **SA22-7095** IBM System/370 Extended Architecture Interpretive Execution
- **SA22-7120** IBM 3090 Processor Complex: Channel Characteristics and Configuration Guide
- **SA22-7125** IBM System/370 Vector Operations
- **GA32-0039** IBM Input/Output Device Summary
- **GC22-7074** IBM System/370 3090 Processor Complex Installation Manual—Physical Planning
- **SC38-0038** IBM 3090 Processor Complex: Operator Messages for the System Console
- **SC38-0040** IBM 3090 Processor Complex: Operator Controls for the System Console
- **SC38-0041** IBM 3090 Processor Complex Models 200 and 200E: Operator Tasks for the System Console
- **SC38-0049** IBM 3090 Processor Complex Models 120E, 150, 150E, 180, and 180E: Operator Tasks for the System Console
- **SC38-0050** 3090 Processor Complex Models 400 and 400E: Operator Tasks for the System Console
- **SC38-0051** IBM 3090 Processor Complex: Recovery Guide
- **SC38-0054** IBM 3090 Processor Complex Model 300E: Operator Tasks for the System Console
- **SC38-0055** IBM 3090 Processor Complex Model 600E: Operator Tasks for the System Console
- **SC38-0062** IBM 3090 Processor Complex Model 280E: Operator Tasks for the System Console
- **(to be available at a later date)** IBM Enterprise Systems Architecture/370 Principles of Operation
- **(to be available at a later date)** IBM 3090 Processor Complex: Processor Resource/Systems Manager Planning Guide
Index

A

abbreviations X-1
assists 7-1, 7-5
control-switch assist 7-8
CPU Timer, VM Assists 7-19
preferred machine assist 7-14
SIE assist 7-15
virtual-machine assist 7-19
availability (RAS) 1-7, 2-12

B

basic control mode feature 7-6
basic modes 1-12
BCE 3-6
bibliography X-7
bimodal addressing feature 7-7
block multiplex mode of operation 2-8
branch and save feature 7-7
buffer control element 3-6
buffer directory 3-6
byte multiplex mode of operation 2-8
byte-oriented operand 7-7

C

cache 2-9, 3-6
CCC 6-3
CCE 3-10, 3-12
CCW 2-9, 7-7, 7-20
CDC 6-3
central processor B-1
description of 3-4
elements of 3-4
central storage 1-2, 1-3, 3-7, B-1
channel 2-7
configuration 2-7
operation 2-7
channel control check 6-3
channel control element 3-10, 3-12
channel data check 6-3
channel element 3-10
channel groups 7-8
channel indirect addressing 7-7
channel operation 3-12
channel server 3-10
channel subsystem 2-7, 3-10, 7-7, B-1
block multiplex 3-10
configuration 3-10
operation 3-10
channel-set switching 7-7
channel-to-channel adapter 2-9
channel-to-channel connection 2-9
channels 7-8, B-3
CHE 3-10
CHN 3-10
clear I/O 7-8
command retry 7-8
compatibility
programming 1-11
conditional swapping 7-8
configuration 2-1, 5-4
channel subsystem 2-7, 3-10
console 2-6, 4-1
physically partitioned 5-3
single-image 5-3, 7-7
configuration data set 3-10
configuration program 3-10
configuration summary 1-2
Model 120E 1-2
Model 150 1-2
Model 150E 1-3
Model 180 1-3
Model 180E 1-3
Model 200 1-3
Model 200E 1-4
Model 280E 1-4
Model 300E 1-4
Model 400 1-5
Model 400E 1-5
Model 500E 1-5
Model 600E 1-6
configurations 2-4, B-1
central processor B-1
central storage B-1
channel subsystem B-1
channels B-3
CP B-1
CSS B-1
direct access storage device B-3
displays B-3
expanded storage B-2
machine cycle time B-1
magnetic tape subsystem B-3
modem B-4
power and cooling distribution units B-4
power units B-4
printers B-3
processor controller B-3
processor units B-3
SCE B-1
system controller B-1
tape B-3
vector controller B-1
VE0-5 B-1
3089 B-4
connection, channel-to-channel 2-9
console 4-1, 4-2
  configuration 2-6, 4-1
  display 4-1
  logical 4-1
  requirements 2-6
  type 4-1

consoles
3180 4-1
3206 4-1

control check 6-3
control panel 5-3
control storage element 3-6
control-switch assist 7-8

cooling 2-7
CP 3-4, B-1
CPU address identification 7-13
CPU ID, contents of 3-2
CPU retry 7-8
CPU signaling and response 7-13
CPU timer and clock comparator 7-9
CSE 3-6
CSS B-1
CTCA, see channel-to-channel adapter 2-9

DAT 7-18
DAT (dynamic address translation) 3-6
data check 6-3
data integrity 2-10
data representation 2-10
data streaming 7-9
data-streaming mode 2-9
design highlights 1-6
deviations, 3090 A-1
direct access storage 2-3
direct access storage device B-3
display 4-1
  optional 2-6
  requirements 2-6
display models 2-6
displays B-3
dual processors 5-3
dual-address space 7-19
dynamic address translation 7-18
dynamic address translation (DAT) 3-6

ECL (emitter-coupled logic) 1-7, 2-11
EE 3-5
elements, central processor
  buffer control element 3-4
  control storage element 3-4
  execution element 3-4
  instruction element 3-4
emitter-coupled logic (ECL) 2-11, 2-12
engineering performance 1-10
error
  automatic error recovery 6-1
  error checking and correction 2-12, 2-13, 3-8, 3-9, 3-12, 6-1, 7-6, 7-9, 7-11
  error handling 6-3
  error handling, I/O 6-3
  error logout 2-13, 5-4
  error recovery 5-1, 5-4, 6-1
  error recovery, automatic 6-1
  I/O error alert 7-11
  I/O operation 6-3
ESA/370 1-8, 1-9, 1-12, 2-8, 2-9
execution element
  description of 3-5
expanded storage 1-3, 3-9, 7-10, B-2
expanded storage 150E 1-3
expanded storage, all models 1-7
extended control (EC) mode 7-18
extended real addressing 7-10
extended-precision divide 7-10
extended-precision floating point 7-10

F

fast release 7-10
feature descriptions
  basic control mode 7-6
  bimodal addressing 7-7
  branch and save 7-7
  byte-oriented operand 7-7
  channel indirect addressing 7-7
  channel subsystem 7-7
  channel-set switching 7-7
  channels 7-8
  clear I/O 7-8
  command retry 7-8
  conditional swapping 7-8
  control-switch assist 7-8
  CPU address identification 7-13
  CPU retry 7-8
  CPU signaling and response 7-13
  CPU timer and clock comparator 7-9
  CPU Timer, VM Assists 7-19
data streaming 7-9
error checking and correction 7-9
expanded storage 7-10
extended real addressing 7-10
extended-precision divide 7-10
extended-precision floating point 7-10
fast release 7-10
floating point 7-10
halt device 7-11
high-speed buffer storage 7-11
I/O error alert 7-11
indirect data address word (IDAW) 7-20
interpretive execution 7-11
interval timer 7-11
multiprocessing 7-13
page protection 7-14
preferred machine assist 7-14
prefixing 7-13
Processor Resource/Systems Manager 7-12
PSW-key handling 7-14
real addressing 7-20
recovery extensions 7-14
segment protection 7-15
service signal 7-15
shared main storage 7-14
SIE assist 7-15
sorting instructions 7-15
storage key instruction extensions 7-15
storage key instructions 7-15
storage-key 4K-byte block 7-16
System/370 extended facility 7-16
System/370 I/O instructions 7-16
test block 7-17
time-of-day clock 7-17
TOD clock synchronization 7-14
tracing 7-17
translation 7-17
vector facility feature 7-18
virtual-machine assist 7-19
3033 extension 7-19
features
architecture dependent 7-1
optional 7-1
standard 7-1
fetch protection ignored A-1
floating point 7-10
frame deallocation 3-9

glossary X-1
guest control programs 1-13

halt device 7-11
hardware system area 3-8
high-speed buffer 3-6
high-speed buffer storage 7-11
HSA 3-8

I/O
configuration data set 3-10
configuration program 3-10
error handling, I/O 6-3
problem determination 4-4
I/O operations 2-7
IE 3-5
IFCC 6-3
indirect data address word (IDAW) 7-20
initialization, system 3-10
input/output, see I/O 2-7
instruction element, description of 3-5
instructions
BAS 7-7
BASR 7-7
CLRCH 7-14
IPK 7-14
IPTE 7-16
ISK 7-3, 7-4
RIO 7-20
RRBE 7-15
SCK 7-17
SCKC 7-9
SIE 1-9, 1-11
SIGP 7-13
SIOF 7-10
sorting 7-15
SPKA 7-14
SPT 7-9
SSK 7-3, 7-4, 7-15
SSM 7-18
STAP 3-3
STCKC 7-9
STIDP 3-2
storage key instructions 7-15
STPT 7-19
SVC 7-16
TPROT 7-16
interface control check 6-3
interlock mode 2-9
interlocked mode 3-10
interpretive execution 7-11
interruptions, types of
channel control check 6-3
channel data check 6-3
interface control check 6-3
interval timer 7-11
IOCDS 3-10
IOCP 2-8, 3-8, 3-10

key-controlled storage protection 1-11, 2-10, 3-9, 7-3, 7-12, 7-15, 7-16, 7-19, A-1
key-controlled storage protection 7-12
limited channel logout 7-12
monitoring 7-12
keylock, security 2-11

limited channel logout 7-12
logical partition 1-9, 1-14
logical partitioning 7-13
logically partitioned operating mode 1-9
logically partitioned operation 1-14
LPAR mode 1-9

machine cycle time 1-7, 3-4, B-1
machine requirements
  corequisite 2-1
  standard 2-1
machine-check code bits 6-1
machine-check handling 6-1
machine-check interruption codes 6-1
magnetic tape subsystem B-3
MCCU 2-9
MCIC 6-1
model upgrade progression 1-1
Model 120E 1-1, 1-2, 2-3, 2-4
Model 150 1-1, 1-2, 2-3, 2-4
Model 150E 1-1, 1-3, 2-3, 2-4
Model 180 1-1, 1-3, 2-3, 2-4
Model 180E 1-1, 1-3, 2-3, 2-4
Model 200 1-1, 1-3, 2-3, 2-4
Model 200E 1-1, 1-4, 2-3, 2-4
Model 280E 1-1, 1-4, 2-3, 2-4, 4-1
Model 300E 1-1, 1-4, 2-3, 2-4
Model 400 1-1, 1-3, 2-3, 2-4, 4-1, 5-4, 7-7
Model 400E 1-1, 1-5, 2-3, 2-4, 4-1, 7-7
Model 500E 1-1, 1-5, 2-3, 2-4, 4-1
Model 600E 1-1, 1-6, 2-3, 2-4, 4-1, 7-7
modem B-4
modem, 3864 2-3
monitoring 7-12
multiple console 2-6
  console 2-6
  display 2-6
multiple high performance guests 7-13
multiprocessing 7-13
MVS/SP 1-8, 1-12, 1-13, 2-8, 7-14, 7-19

operation
  error handling, I/O 6-3
  monitoring of 5-4
optional expanded storage 1-7

page protection 7-14
performance 1-7
  engineering and scientific 1-10
physically partitioned configuration 1-3, 1-5, 1-6, 1-11, 2-4, 4-3, 5-3
  single-image 1-11
power 2-7
power and coolant distribution units B-4
power panel, system 5-3
power sequence control 7-12
power units B-4
preferred machine assist 7-14
prefixing 7-13
printers B-3
problem analysis
  other malfunctions 6-4
  power malfunction 6-4
types 6-4
processor controller 2-11, B-3
  corequisites
  dual processors 5-3
  function 5-1, 5-4
Processor Resource/Systems Manager feature 1-9
processor unit
  components of 3-1
processor units B-3
program-event recording (PER) 7-18
programming
  compatibility 1-11
  support 1-11
programs
  guest control 1-13
PSW-key handling 7-14
access control 2-11
security 2-10
system power panel 5-3
System Activity Display 4-3
system control element 3-12, B-1
system initialization 3-10
system power panel 5-3
system security 2-10
System/370 extended facility 7-16
System/370 I/O instructions 7-16

tape B-3
TCM 1-7
technology 1-7, 2-11
test block 7-17
thermal conduction module (TCM) 1-7, 2-12
time-of-day clock 7-17
TLB 3-6
TOD clock synchronization 7-14
tracing 7-17
translation 7-17
translation lookaside buffer 3-6

upgrade progression 1-1

vector facility B-1
vector facility feature 1-2, 1-3, 1-4, 1-5, 1-6, 1-7, 1-10, 3-1, 3-6, 7-18
version codes 3-3
Model 120E 3-3
Model 150 3-3
Model 150E 3-3
Model 180 3-3
Model 180E 3-3
Model 200 3-3
Model 200E 3-3
Model 280E 3-3
Model 300E 3-3
Model 400 3-3
Model 400E 3-3
Model 500E 3-3
Model 600E 3-3
VE0-5 B-1
virtual-machine assist 7-19
VM/SP HPO 7-14
VM/SP-HPO 1-9, 1-12, 3-7, 7-8
Numerics

3033 extension 7-19
3081 1-1
3083 1-1
3084 1-1
3088 2-9
3089 B-4
3089 Power Units 2-3
3090 B-3
3090 configurations 2-4, 2-6
   See also configurations
3092  2-3, 2-11, 5-1, B-3

3097  2-3, 2-7, B-4
3097 Model 1  7-12
3097 Model 2  7-12
   I/O power sequence control 7-12
31-bit indirect data address word 7-20
31-bit real addressing 7-20
3180  2-3, 2-6, 2-11, B-3
3182  2-3, 2-6
3287 B-3
3370 B-3
3370 Model A2  2-3
3420 B-3
3480 B-3
370-XA  1-8, 1-9, 1-12, 2-8, 2-9
3803 B-3
3864 B-4
3864 Modem  2-3
4224 B-3
IBM 3090 Processor Complex Functional Characteristics
Order No. SA22-7121-6

This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Your comments will be sent to the author's department for whatever review and action, if any, are deemed appropriate.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:
Clarity  Accuracy  Completeness  Organization  Coding  Retrieval  Legibility

If you wish a reply, give your name, company, mailing address, and date:

What is your occupation?  ________________________________________________________

Number of latest Newsletter associated with this publication: ____________________________

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the front cover or title page.)
IBM 3090 Processor Complex Functional Characteristics
Order No. SA22-7121-6

This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Your comments will be sent to the author's department for whatever review and action, if any, are deemed appropriate.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:
Clarity Accuracy Completeness Organization Coding Retrieval Legibility

If you wish a reply, give your name, company, mailing address, and date:

____________________________________________________________________

____________________________________________________________________

____________________________________________________________________

____________________________________________________________________

What is your occupation? ____________________________________________

Number of latest Newsletter associated with this publication: ____________

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the front cover or title page.)